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Self-heating mechanisms of small-scale structures have been an important subject where 
electrical and thermal transports are coupled, such as many electronic and optoelectronic devices, 
micro-electro-mechanical systems (MEMS), thermoelectric energy conversion devices and phase-
change memory devices. In this work, nanocrystalline silicon microwires (L: 1 – 30 µm, Width: 
0.1 – 1 µm, Thickness: 50 – 130 nm) are self-heated either through a single, short duration (< 1 
µs) or longer DC/AC signal. The motivation behind this work is to melt the structures using 
electrical stress and to achieve larger crystalline domains (ultimately a single crystal domain) on 
the wires upon resolidification. Scanning electron micrographs show very smooth wire surfaces 
after the voltage pulse compared to as-fabricated nanocrystalline texture. Voltage-pulse induced 
self-heating leads to significant conductance improvement, suggesting crystallization of the wires. 
The minimum resistivity during the pulse extracted from wires of different dimensions matches 
previously reported values for liquid silicon. Hence, nanocrystalline silicon microwires melt 
through self-heating during the voltage pulse and resolidify upon termination of the pulse, 
resulting in very smooth and less-resistive crystalline structures. 
Strong thermoelectric effects are observed on self-heated wires as asymmetric self-
heating and melting of the wires when a microsecond voltage pulse is applied to melt only some 
portion (~ 50 %) of the wires. This observation has shifted the focus of the work towards 
understanding of self-heating mechanisms and thermoelectric effects on these wires. The 
thermoelectric effects are also characterized through capture and analysis of light emission from 
the self-heated wires biased with DC/AC signals. The hottest spot on the wires consistently 
 appears closer to the lower potential end for n-type, and the higher potential end for p-type 
microwires, in agreement with previous reports on asymmetric self-heating of microstructures.  
Numerical modeling of electrical and thermal transport is performed on the wires using 
3-D finite element modeling. Modeling results suggest that elevated temperatures (> 1300 K) 
give rise to significant electron-hole pair generation and strong thermal gradients (~1 K/nm) lead 
to substantial gradients in the generation-recombination balance. The modeled results are good 
agreement with the both microsecond voltage pulse and long duration AC signal experiments.  
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1 Introduction 
1.1 Studies of crystallization of silicon for large area electronics 
Polycrystalline (poly-Si), amorphous (a-Si) and nanocrystalline silicon (nc-Si) are 
commonly used for large area electronics such as flat panel displays [1], x-ray imaging arrays [2] 
and solar cells. Currently a-Si is used for silicon thin film transistors (TFTs) for large area 
electronics [1] due to its uniformity and low-temperature processing, despite its relatively low 
electrical carrier mobility [3]. There is a growing demand for displays and sensors on larger areas, 
using flexible and shatter-proof substrates like plastics, that can operate at higher speeds and 
sensitivities. Large areas require uniformity, flexible substrates require low temperature 
processing, and higher speed and sensitivity require use of crystalline material instead of 
amorphous. Cost effective techniques to achieve single-crystal Si on arbitrary substrates will also 
enable significant technological advancements, such as integration of high performance circuitry 
with displays or sensor arrays as complete systems. 
The interest in achieving high speed circuitry for large area electronics has motivated 
studies on crystal growth on glass and plastics [4], transfer of crystalline structures onto glass and 
plastic substrates, and crystallization of low temperature deposited silicon [1, 2, 5]. 
Vapor-liquid-solid growth [4] of Si nanowires (NW) leads to single-crystal structures [6] 
which is compatible with glass and potentially with plastic substrates. The remaining challenges 
for this approach are related to orientation and placement control. 
Transfer of single crystal islands or large areas can be achieved with silicon on insulator 
(SOI) wafers and using layer transfer techniques, which allow good control over orientation and 
placement. This is achieved by bonding a handle wafer to the top silicon layer, etching of the 
underlying oxide, bonding of the thin silicon layer to the host substrate and detaching from the 
handle wafer. This approach, requiring SOI wafers, is cost prohibitive [7]. 
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Crystallization of low temperature deposited a-Si films is a promising approach that has 
been studied in the past decades. This requires thermal processing of a-Si. High temperature 
annealing of a-Si films typically results in polycrystalline films. However, it has been reported 
that thermal processing of patterned films to form microstructures with widths smaller than 250 
nm can result in growth of single crystals along the length with preferred crystal orientation. 
Metal induced crystallization [8, 9] reduces the required temperature significantly, making it 
more compatible with low-temperature substrates but there are some concerns regarding the metal 
contamination in the crystallized films [10]. 
Local heating techniques, where the energy required for heating is directly delivered to 
the film or the patterned structures, allow the substrate to remain at room temperature. These 
techniques include sequential lateral solidification using an excimer laser [11, 12], rapid melting 
and growth from melt using self-heating [13] or microfabricated heaters atop the structures [14]. 
Some of the laser annealing techniques, such as sequential lateral crystallization, are currently in 
industrial use. 
The approach described here is crystallization of nc-Si microwires through single 
microsecond voltage pulses leading to self-heating, melting and growth from melt in a very short 
time (~ 1 µs). The short duration, local heating of the structures to be crystallized makes this 
approach compatible with low-temperature substrates. Real-time current-voltage (I-V) 
measurements can be made on these structures during the crystallization process which can help 
understanding the mechanisms involved. The extreme thermal gradients (~1 K/nm) and the short 
time scales involved in these experiments are similar to those in pulse laser annealing. The main 
differences in this case are due to formation of molten filaments in the current path and 
thermoelectric effects which appear to be very strong under the extremely high thermal gradients 
and electric current densities (>1 MA/cm
2
) during the voltage pulse.  
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1.2 Thermoelectric effects 
Thermoelectric effects (thermoelectricity) is due to the coupling of electronic and heat 
transport through heat transfer by charge carriers. Direct electrical-thermal energy conversion for 
power generation, solid-state cooling [15, 16] and characterization of semiconductor materials 
[17] are the most common applications of thermoelectricity. Thermoelectricity can be observed as 
an open-circuit voltage across a temperature difference in a circuit of two different materials 
(Seebeck effect), heating or cooling at a current-passing junction between two different materials 
(Peltier effect) and heating or cooling along a current carrying homogeneous material under a 
temperature gradient (Thomson effect). The Seebeck voltage polarity and heating versus cooling 
for Peltier and Thomson effects depend on temperature-dependent thermoelectric properties of 
the material and directions of temperature gradient and electric current. The three thermoelectric 
effects are characterized by the Seebeck (S), Peltier () and Thomson (β) coefficients which are 
interrelated by the fundamental Kelvin relationships [15]: 
Equation 1.1:  STΠ   
Equation 1.2: 
dT
dS
T  
Thomson effect results in skewing of temperature profiles and is typically very small in 
macroscopic structures; however, it is significant in self-heated small-scale structures such as 
micro-lamps [18] and micro-heaters [19, 20] as mentioned above, as well as phase-change 
memory (PCM) elements [21], due to large current densities and temperature gradients. In all of 
these cases of self-heating at high temperatures, the hottest spot along the structures appears 
closer to the lower potential end (V-) for n-type structures and closer to the higher potential end 
(V+) for p-type structures, in agreement with expected high-temperature positive Thomson 
coefficient for n-type (β > 0) and negative Thomson coefficient for p-type (β < 0) materials. 
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The first optical observation of thermoelectric effects in a single material system 
(Thomson effect) was reported by Mastrangelo et al. [18]. The authors observed that the peak 
light intensity (hottest spot) on p-type poly-Si micro-lamps was shifted from the center toward the 
higher potential end (V+). Englander et al. [19] observed a similar asymmetric light emission 
profile shifted towards the lower potential terminal in n-type poly-Si micro-heaters. Jungen et al. 
[20] also reported a shift towards the lower potential end for self-heated, n-type poly-Si, micro-
bridges. All these previous reports point to thermoelectric effects as the responsible physics 
behind asymmetric self-heating of the structures; however none of them has provided an intuitive 
and detailed explanation of the asymmetries.  
DiCastro et al. [21] have reported a Thomson coefficient of -100 μV/K for SbTe material 
above room temperature based on the asymmetry that they observed in lateral PCM elements 
using an analytical solution for the hottest spot location. They have also reported a 5% reduction 
in RESET current in asymmetric PCM structures due to Thomson effect for a certain voltage 
polarity. However, changes in the material during the heating process can also contribute to the 
asymmetry in the temperature profile and hence the observed asymmetries may be larger than 
what is due to the pure contribution of thermoelectric effects. 
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2 Crystallization of nanocrystalline silicon microwires through rapid self-heating 
2.1 Fabrication  
The wires are patterned on n- and p-type nc-Si films (t: 50 – 130 nm) deposited on 
oxidized single crystal Si wafers (t: 500 - 750 nm) in a low pressure chemical vapor deposition 
(LPCVD) system at 580 C or 600 C with phosphorous doping or at 560 C with boron doping ([P], 
[B] > 10
20
 cm
-3
). Details of the fabrication process are provided in Appendix 6.1. The room 
temperature (RT) resistivity of the n-type films are 22.95 ± 0.29 mΩ.cm (wafers U13 and U14) 
and 20.9 ± 3.8 mΩ.cm (wafer OW) for the deposition temperatures of 600 and 580 C, 
respectively and the RT resistivity of the p-type films is 12.88 ± 0.26 mΩ.cm (wafers U3, U8, U9 
and U10) (see Appendix 6.2). RT electron concentration and mobility of the n-type film deposited 
at 600 C is measured as (6 ± 2) 10
19
 cm
-3
 and 4.4 ± 1.5 cm
2
/V
-1
s
-1
 using Hall measurement 
technique (see Appendix 6.3). Some of the wires are suspended by etching the underlying oxide 
using buffered oxide etch. The wires’ dimensions range from 0.5 to 25 μm in length and 100 nm 
to 1 μm in width. Metal extensions (Ti/Ni or Ti/Al stacks) are deposited to form ohmic contacts 
to the Si pads. The fabrication process is shown in Figure 2.1. Figure 2.2 shows scanning electron 
microscope (SEM) images of two as-fabricated wires. 
 
 
 
Figure 2.1. Device fabrication schematics: (a) SiO2 growth and nc-Si deposition, (b) patterning of 
the nc-Si film, and (c) forming of metal extensions. 
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Figure 2.2. SEM images of as-fabricated (a) n-type suspended wire (from wafer OW) and (b) p-
type wire on oxide with metal extensions (from wafer U8). The parts of the structure that are 
released from the underlying oxide have lighter color. 
 
2.2 Crystallization of wires on silicon dioxide 
The experiments are conducted using a semiconductor probe station, a parameter 
analyzer, a pulse generator unit (PGU), and an oscilloscope. The setup is configured as seen in 
Figure 2.3 for experiments on crystallization through self-heating. The I-V characteristics of the 
wires are measured before and after the voltage pulses using the parameter analyzer. The applied 
voltage (VPulse) and voltage across the 50 Ω termination (VG) are measured using the oscilloscope 
during the pulse. Current through the wire is calculated as the resistive current through the 50 Ω 
termination (VG/50), since the capacitive current is calculated to be less than 1% of the resistive 
current. Tungsten needles are used to probe the metal contacts or the silicon contact regions of 
wires without metal extensions [22]. 
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Figure 2.3. Schematic of the experimental setup. Rm and RSi are resistances of metal extensions 
and Si wire with contact pads, respectively. 
 
Systematic I-V measurements before, during and after the voltage pulse are performed on 
the wires. I-V measurements before and after the voltage pulse are performed using low voltage 
DC sweeps (0 to 2 V) in order to prevent any resistance changes due to self-heating during the 
measurement (Figure 2.4-inset). Figure 2.4 shows a 5.5 μm long, 230 nm wide p-type wire after a 
20 V, 1 μs pulse. Resistivity of the wire decreased by a factor of 4 after the pulse (Figure 2.4-
inset). VPulse-time and Iwire-time characteristics of another p-type wire (L: 5.5 μm, W: 250 nm) are 
shown in Figure 2.5.  
 
 
Figure 2.4. SEM image of a 5.5 μm long, 230 nm wide p-type wire (from wafer U8) after a 20 V, 
1 μs voltage pulse. (Inset) I-V characteristics of the wire before and after the voltage pulse. 
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Figure 2.5. 20 V, 1 μs voltage pulse (Vpulse) and corresponding current (Iwire) versus time 
characteristics through a p-type wire (from wafer U8) with dimensions of L: 5.5 μm, W: 250 nm. 
The current (Iwire-time) and voltage (Vpulse-time) characteristics (Figure 2.5) of the wires 
during single, 1 μs voltage pulses, as recorded by the oscilloscope, show significant non-linear 
changes in the current level during the pulse [23]. Region (i) is the initial transient period. The 
increase in current in region (ii) is expected due to the negative temperature coefficient of 
resistivity [24] of the as-fabricated material (nc-Si). However, the stepwise and significant 
changes in current in regions (iii) and (iv), and the observed plateau in region (iv) were not 
expected. Total resistance (Vpulse/Iwire) corresponding to the maximum current in region (iv) of 
Figure 2.5 is extracted as 1.18 kΩ, whereas the metal line resistance (Rm) for the wire and probes 
is 840 Ω. Hence the silicon resistance (RSi), including Si contact pad (Rc) and wire resistances, is 
only 340 Ω during the pulse (1.6 % of its initial value). 
Figure 2.6 shows that the peak current levels increase with wire width and all other than 
the narrowest structure break during the voltage pulse as can be seen in the sudden drop in the 
current during the voltage pulse. IWire-time plots show stable plateaus (Figure 2.6i) with 
corresponding peak current densities on the order of 10 MA/cm
2
. The SEM images of these 
structures after the pulse suggest that the wires melt prior to breaking and melting is more severe 
for wider structures (Figure 2.6g-h). Narrower wires show two smooth, crystallized wire 
segments at the two ends (Figure 2.6b-f). The narrowest wire shows only formation of narrow 
filaments on the Si pads and surface modification on the wire (Figure 2.6a).  
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Microsecond voltage pulsed wires show significant surface modification or change in 
shape of the wires. Figure 2.7 shows SEM images of 3 μm long, p-type, wires of different widths 
with narrow filaments on the silicon pads. The filamentation process starts as current on the 
silicon pads is confined in the least resistive path between the metal extensions and the wire. 
Increased temperature of the current path and negative temperature coefficient of the nc-Si films 
result in a positive feedback which leads to increase both in current density and temperature 
causing most current to collapse on a narrow filament on the Si pads. The molten filaments 
resolidify upon termination of the voltage pulse. The filamentation process takes place in less 
than 1 μs for the wires seen in Figure 2.7 for the given voltage pulse conditions. The process is 
monitored through IWire-time measurements during the pulse as sudden jumps in current (indicated 
as (i) and (ii) in Figure 2.7d). The wires in Figure 2.7a-b show interrupted filaments, where IWire-
time plots of these wires show a sudden increase in currents toward the end of voltage pulse 
which are interrupted by the termination of the voltage pulse. On the other hand Figure 2.7c 
shows a wire with two complete filaments on the contact pads where the corresponding IWire-t plot 
shows two sudden jumps. Hence stepwise increases in IWire-time plots are attributed to filament 
formations on Si pads and as well as melting of the wire which does not take place on the wires 
seen in Figure 2.7. 
10 
 
 
Figure 2.6. (a - h) SEM images of 5.5 μm long, p-type wires (from wafer U8) after 20 V, 1 μs 
pulses. Wide wires show breaking and crystallized segments or Si accumulation on Si pads. (i) 
IWire-time characteristics of the wires showing two transitions and a flat region before the wires 
break. 
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Figure 2.7. (a –c) SEM images of 3 μm long, p-type wires (from wafer U8) after 1 μs long 
voltage pulses (d) IWire-time characteristics of the wires. (i) and (ii) indicate two transitions in 
currents for wires with design width of 450 and 430 nm.  
 
2.2.1 Extraction of liquid silicon resistivity from wires under µs voltage pulses 
The melting of the wires is verified by extracting the wire resistivity during the pulse 
when I-t plots show a plateau. This is achieved by calculating the resistance (VPulse/IWire) of a 
number of structures with different widths and lengths (Figure 2.8a). Figure 2.8b shows an 
applied voltage-pulse amplitude (VPulse) and resulting current (IWire) through a p-type wire (L: 5 
μm, W: 155 nm). Although VPulse is almost constant during the pulse, IWire increases drastically 
through a series of transitions. In the initial transient period (Figure 2.8b- region (i)), IW ramps 
from zero to a low current level (~1.5 mA) as VPulse increases from 0 to 16.4 V. IWire increases 
with a slow rate in region (ii). First abrupt increase in IWire (Figure 2.8b- region (iii)) is attributed 
to formation of filaments on the contact pads. Second, and final, increase (Figure 2.8b - region 
(iv)) indicates forming of a continuous liquid silicon path between the two metal (Ti/Ni) contacts.  
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Wires eventually break quickly after IWire reaches the plateau (region (iv)) of IWire –time 
characteristics, unless the voltage pulse is terminated. The duration between entire melting and 
breakdown strongly depends on wire dimensions (Figure 2.8a) and the amplitude of the applied 
voltage pulse, VPulse. Increase in IWire in the region (iv) is attributed to widening of filaments on Si 
contact pads, resulting in less resistive paths between the wire and the metal contacts. Liquid 
silicon resistance (RSi) values for wires of different dimensions are extracted from the minimum 
total resistance (RM + RSi) during the pulse. 
 
Figure 2.8. (a) IWire–time characteristics of four wires with indicated widths (L: 5 μm). Peak of 
each IWire curve is seen on top. (b) Applied voltage pulse (VPulse) on a p-type wire (L: 5 μm, W: 
155 nm) and corresponding current (IWire), showing four distinct regions in IWire–time 
characteristics. 
Wire’s dimensions must be known accurately to extract the resistivity of the wires. 
Lengths and thicknesses of the wires in solid phase are known accurately, however widths (W) 
are significantly smaller than the design widths (WD) due to overexposure of photoresist during 
the mask making and pattern transfer processes. The actual widths of the wires are calculated 
from electrical measurements performed on an array of devices with varying widths and lengths. 
Total resistance extracted from the I-V characteristics includes the resistance of the metal (Ti/Ni) 
extensions (Rm) and silicon resistance (RSi), where RSi is the sum of the silicon contact pad (RC) 
and wire resistance. Although Rm is different for each silicon wire, it is calculated accurately 
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using known metal extension lengths (See Appendix 6.1). The Si wires are treated as linear 
resistors with uniform cross section along the wire length. Thus, RSi is written as: 
Equation 2.1:  L
tW
ρ
   R  R CSi   
Where ρ is the wire resistivity and W is the effective wire width. RSi measured on wide 
wires is used to extract the unknown parameters, since narrow wires’ RSi versus L plot does not 
follow a linear trend (WD < 400 nm). RC is found as the y-intercept of linear fit of RSi versus L 
(Figure 2.9a). Slope of RSi versus L lines (α), W, and t are the key parameters to extract the wire 
resistivity. W is, however, unknown and typically ~ 220 - 300 nm (ΔW) narrower than WD. 
Although ΔW changes with exposure dose and thickness of Si, SiO2 and photoresist layers, linear 
fit of 1/α versus WD reveals ΔW at the x-intercept (Figure 2.9b). Hence, resistivity of the wires is 
calculated as ρ = αWt.  
 
Figure 2.9. (a) Room temperature resistance of p-type wires (from wafer U8) with different 
widths as a function of length from one test site. The y-intercept corresponds to the Si pad 
resistance, which is expected to be approximately the same for all the wires. (b) Reciprocal of  
as a function of design width, obtained from the linear fits in (a). The x-intercept corresponds to 
the difference between design (WD) and effective widths (W). 
The resistivity of the wires is calculated as 8.1 ± 0.5 mΩ.cm at room temperature, 
accounting for the errors associated with the linear regression and film thickness measurement. 
The four point-probe measurement on this p-type nc-Si film gives a resistivity of                       
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12.9 ± 0.3 mΩ.cm at room temperature, suggesting that the extraction process of ΔW has a large 
error. Nevertheless, the extracted RT resistivity is close to the experimental value considering no 
actual dimensions are measured on the wires.  
Once the effective widths of the wires are calculated, RSi in molten state (VPulse/IWire from 
region (iv) in Figure 2.5 and Figure 2.8b) is extracted for wires of various dimensions, accounting 
for Rm. RSi in molten state is also assumed to be linear resistors with uniform cross-sections along 
the wire which can be expressed as shown in Equation 2.1, where RC is the molten pad resistance 
and ρ is the liquid Si resistivity. The wire geometry is assumed to be preserved, hence room 
temperature L, W and t are used to calculate liquid wire resistivity. 
The statistical method used to extract room temperature resistivity of wires is also 
performed for the wires in liquid phase. Liquid silicon resistance, RSi, versus L plots (Figure 
2.10a) are sufficient to extract liquid silicon resistivity, ρ, since cross section, Wxt, of the wires 
are already known from previous room temperature wire resistivity analysis. Figure 2.10a shows 
RSi as a function of L for three W arrays, revealing the resistance of molten filament, RC, as ~50 Ω 
at the y-intercept. Liquid silicon resistivity, ρ, as a function of W with estimated errors is shown 
in Figure 2.10b. 
 
Figure 2.10. (a) Resistance of the liquid Si path for different wire widths as a function of length. 
(b) Calculated liquid Si resistivity from three different test sites: square, circular and triangular 
symbols. Dashed lines indicate previous liquid Si resistivity reports: (i) Ref. [25], (ii) Ref. [26], 
(iii) Ref. [27]. 
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Table 2.1. Reported experimental liquid-silicon resistivity values and respective methods. 
ρ (µΩ.cm) Reference Method 
73.3 ± 3.9 This work Wafer level 
83 Glazov et al. (Ref. [25]) Electrode-less in a rotating magnetic field 
75.2 ± 0.6 
72  
Schnyders et al. (Ref. [26])  
Sasaki et al. (Ref. [27]) 
4- point probe 
4- point probe 
 
Weighted average of ρ is calculated as 73.3 ± 3.9 µΩ.cm, accounting for the 10 % 
volume contraction of wires in liquid phase [25]. The errors in ρ (Figure 2.10b) are due to 
uncertainty in film thickness measurements and regression errors in α and ΔW. Previously 
reported values, using melt of large silicon volumes, are given in Table 2.1 and indicated as 
dashed lines in Figure 2.10b.  
2.2.2 Phase-change oscillations 
When a load resistor is introduced to the system to limit the current through the wire 
during a voltage pulse, current and voltage on the wires can be pushed into a relaxation 
oscillation depending on the load and wire resistance. These oscillations on the nc-Si wires were 
first observed and analyzed further by Adam Cywar [23, 28, 29].  
Relaxation oscillations [30, 31] are observed in systems where an element with resistance 
switching characteristic, such as discharge tubes, tunnel diodes, bistable quantum hall effect 
devices, phase-change memory (PRAM) devices, is connected in parallel with a capacitor (C) and 
biased through a load resistor (RL) (Figure 2.11). The hysteretic behavior in the resistance 
switching of these elements allows the capacitor to charge when the device is in high-resistance 
state and discharge when the device switches to low-resistance state in repeated cycles. 
16 
 
 
Figure 2.11. Experimental and measurement setup for relaxation oscillations of the wires. 
When a high amplitude voltage pulse (VPulse) is applied across the circuit shown in Figure 
2.11 the capacitor charges up as long as the Si wire is in solid phase (high-resistance state). Once 
the wire resistance starts decreasing (low-resistance state) due to self-heating and negative TCR, 
the capacitor discharges through the wire, resulting in a very large current density (~100 
MA/cm
2
) which melts the wire and a narrow portion of the silicon contact pads. If the power 
dissipation on the molten wire is not enough to keep the wire in liquid state after the discharge, 
the wire starts resolidifying, leading to an instability in current which gives rise to current 
oscillations (Figure 2.12).  
 
Figure 2.12. Current oscillations on a p-type, 4 μm long Si wire on oxide (from wafer U8), pulsed 
using the indicated conditions and I-V characteristic of the wire during the stress. Frequency of 
oscillation is 4.4 MHz, however oscillation is not stable. 
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The oscillation frequency of the circuit is limited by the charging and discharging rate of 
the capacitor, η = (RSi//RL) C, where RSi is the resistance of silicon wire and contact pads, 
switching between high and low resistance states. Hence, higher frequency oscillations are 
expected for lower total resistance (RSi//RL) and/or capacitance. Discharge time is dominated by 
RSi in liquid phase, which is 30x smaller compared to its solid phase value and discharge is 
typically faster than charge up. Total resistance in solid phase and the system capacitance have to 
be optimized for higher oscillation frequencies (Figure 2.13). SEM image of a wire after 
oscillations is shown in Figure 2.13 together with design dimensions. The actual width of the wire 
is expected to be ~ 200 nm smaller due to over-exposure of the photoresist in the fabrication 
process. Recently, Adam Cywar showed through simulations that GHz oscillations are expected 
when nanometer scale structures and small system capacitance are used [29]. 
 
Figure 2.13. (a) Oscillations on a p-type Si wire (from wafer U10) stressed through a RL = 3 kΩ 
with voltage and capacitor values indicated. (b) SEM image of the wire after oscillations. Inset 
shows the design layout of the wire. Design dimensions (WD) of the narrower and wider regions 
are 400 and 800 nm, respectively.  
Besides the phase-change oscillations, physical disconnect/connect oscillations are also 
observed, in which the high resistivity state corresponds to zero current indicating the wires 
repeatedly break and reconnect. An example oscillation of this type has a frequency of 8.8 MHz 
with pulse widths ~ 120 ns, rise and fall times ~ 5 ns (Figure 2.14). Liquid silicon has higher 
20 22 24 26 28 30
0
2
f = 1.7 MHzV
Pulse
 = 17.8 V  
time (s)
0
2
f = 2.0 MHzV
Pulse
 = 17.8 V
 
 
I W
ir
e 
(m
A
)
0
2
V
Pulse
 = 17.8 V  
 
0
2
f = 2.4 MHz
V
Pulse
 = 18 V C = 15 pF
C = 30 pF
C = 58 pF
C = 100 pF
 
 
 
4 µm
VPulse
1 µm
0 V
1 µm
(a) (b)
18 
 
density, hence the wires shrink as they melt and expand when they resolidify. This is expected to 
be the reason for sudden drops in current as wires melt and break, and sudden increases in current 
as wires resolidify and make contact again. A similar disconnect/connect oscillation was observed 
and reported by Adam Cywar [28]. 
 
Figure 2.14. Complete on/off current oscillations on a 1 μm long p-type Si wire (from wafer U8). 
The wire is are expected to be disconnecting upon melting and reconnecting after resolidification. 
The time scales of the bottom two graphs are shorter.  
2.3 Crystallization of suspended wires 
Melting of the wires requires less current and the mechanical stress induced by the 
substrate is eliminated if the wires are suspended by removing some of the underlying oxide. 
Tungsten needles are used to directly probe the Si contact pads of suspended n-type wires. The 
heat loss from the suspended wires is predominantly to the contact regions at the two ends. The 
as-fabricated suspended wires, wide and thin with uniform nanocrystalline texture as seen under 
SEM (Figure 2.15a), acquire a cylindrical shape with smooth surfaces (due to surface tension) 
and a lump in the middle (Figure 2.15b) upon melting and resolidification.  
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The as-fabricated structures have compressive stress, seen as sagging of the structures after the 
release (Figure 2.15a). The recrystallized wires are stretched between the contact pads indicating 
a tensile stress. The resolidification fronts start from the silicon pads and move towards the 
middle of the wire. Some of the liquid silicon cannot fit in the middle as the two solid-liquid 
fronts meet, since silicon expands as it solidifies [25]. Excess silicon is ejected and forms a lump 
after resolidification (Figure 2.15b). The wires which experience longer duration pulses show 
tapering and breaking (Figure 2.15c) through silicon migration towards the silicon pads. Strong 
thermal gradient along the suspended wires, due to low heat loss to the substrate, is expected to 
suppress nucleation along the wire and consequently limits the number of grains to two, one 
starting from each end. Wires on oxide, experiencing smaller thermal gradients during cooling, 
may resolidify to form more than two grains along the wire as shown in Section 2.2. 
 
Figure 2.15. (a) An as-fabricated, n-type, suspended wire, and two other wires after (b) 40 V, 1 μs 
and (c) 40 V, 2 μs pulses (from wafer OW). Resistance of the wire in (b) decreased significantly 
after the pulse. 
The conductance of the wires is enhanced after the voltage pulse. Figure 2.15b shows a 
3.5 μm long wire with pre-pulse total resistance of 56.7 kΩ. The total resistance (RSi) consists of 
the wire (~10 kΩ) and Si pad resistances (~40 kΩ). After the voltage pulse, the total resistance of 
the wire in Figure 2.15b was measured as 22.2 kΩ which is smaller than the pre-pulse Si pad 
resistance. Low post-pulse resistance is attributed to conductance enhancement in both the wires 
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and the contact regions, even though the changes in the contact regions are not observable under 
SEM in this case. Resistivity of the pulsed, unbroken wires is reduced by a factor of up to10x [32] 
indicating crystal growth rather than solidification in amorphous form. 
Figure 2.16 shows another set of SEM images of 2.5 μm long suspended n-type wires of 
similar widths with total pre-pulse resistance of 47.8 and 52.4 kΩ, respectively. Total resistance 
(RSi) consists of the wire (~10 kΩ) and contact-pad resistances (~ 40 kΩ). After the pulse, total 
resistance of the wires in Figure 2.16b,c are measured as 19.6 and 20.3 kΩ, respectively. The 
contact-pad resistance (Rc) in these wires strongly depends on the probe placement on the contact 
regions, preventing accurate systematic resistance measurements on these suspended wires. 
 
Figure 2.16. SEM images of an as-fabricated suspended silicon wire (a) and three others 
suspended wires (from wafer OW) after 40 V pulses of 1 μs (b), 2 μs (c) and 5 μs (d) durations. 
All n-type with L = 2.5 μm. 
Melting and re-solidification processes of the suspended wires are monitored through the 
IWire-time measurements. Figure 2.17 shows SEM images of three suspended wires after 
microsecond voltage pulses and corresponding IWire-time and VPulse-time characteristics. When the 
energy delivered by the voltage pulse is not sufficient to melt the entire wire, surface melting and 
modification is observed. In the case of surface modification (Figure 2.17a), the current increases 
between the rising and falling edges of the applied pulse without showing any significant jump. 
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The minimum resistance of the wire during the pulse (15.1 kΩ) is much smaller than its 
resistance after the pulse (76.3 kΩ). Small resistance during the stress can be attributed to the 
resistivity decrease due to increased temperature and negative temperature coefficient of 
resistivity of nc-Si, and partial (surface) melting of the bridge. In the case of complete 
crystallization (Figure 2.17b), IWire-time shows a sudden jump during the pulse. Gradual increase 
in the current after the drastic jump suggests that melting of the wire continues during the entire 
pulse. If the entire wire melts before the pulse is terminated, molten silicon diffuses towards the 
contact pads (Figure 2.17c) leading to breaking of the wire. 
 
Figure 2.17. SEM images of the suspended n-type wires (from wafer OW) after applying 
microsecond voltage pulses and corresponding IWire-time and VPulse-time characteristics.  
I-V characteristics and conductance of the crystallized wire seen in Figure 2.17b before 
and after the voltage pulse are shown in Figure 2.18. Conductance versus voltage behavior shows 
that tungsten probes are making ohmic contact with silicon pads. Conductance of the wire 
together with contact pads is enhanced after the pulse, although contact pads’ surface texture is 
not modified by the applied pulse. 
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Figure 2.18. I-V characteristics of the suspended wire shown in Figure 2.17b, before and after the 
voltage pulse, and conductance of the wire (I/V) extracted from the I-V characteristics. 
 
Besides suspended n-type wires, suspended p-type wires are also biased with microsecond 8 V 
pulses. SEM images of these wires show mostly surface modification instead of full 
crystallization as seen for most of the n-type suspended wires. A summary of measurements on 
these wires with design width (WD) of 480 nm is given in Table 2.2.  
 
Table 2.2. Resistance of various length wires before, during and after the voltage pulse. 
L 
(μm) 
RM + 50 Ω Total 
pre-pulse 
R (kΩ) 
Pre-pulse 
RSi 
(kΩ) 
Post-
pulse RSi 
(kΩ) 
Conductance 
improvement 
of wire R 
Min RSi 
during 
the pulse 
5.5 80 16.05 15.97 4.97 4.83 2.70 
5.0 70 14.62 14.55 4.95 4.37 2.64 
4.5 70 13.39 13.32 4.32 5.05 2.42 
4.0 80 11.99 11.91 4.04 5.06 2.04 
3.5 70 10.89 10.82 3.95 4.71 1.97 
3.0 70 9.62 9.55 3.43 5.60 1.69 
2.5 80 8.40 8.32 3.64 4.04 1.80 
2.0 70 6.90 6.83 3.58 3.20 1.85 
1.5 70 5.75 5.68 3.15 3.41 1.89 
1.0 80 6.41 6.33 2.87 5.49 1.73 
0.5 80 3.73 3.65 2.57 3.30  
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Improvement in wire conductance after the voltage pulse is ~ 4x. The total resistance 
during the voltage pulse is smaller than its value at room temperature after pulse, suggesting that 
the wire reaches a high temperature during the pulse. The SEM images of various length p-type 
wires with design width of 480 nm are shown in Figure 2.19. Although all these wire experienced 
the same voltage pulse (8 V, 1 µs), wires with length ranging from 3 to 4 µm are affected more, 
hence showing more modification and conductance improvement. This is attributed to the 
resistive load match for the maximum power delivery during the pulse. IWire-time characteristics 
of the wires during the voltage pulses and room temperature resistances before and after the pulse 
are shown in Figure 2.20. The Si pad resistance is extracted to be ~2.1 kΩ before and after the 
voltage pulse, which allows calculating the wire resistance. 
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Figure 2.19. SEM images of suspended p-type wires (from wafer U10) after 8 V, 1 µs voltage 
pulses. 
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Figure 2.20. (a) IWire-time characteristics of the p-type suspended wires (L: 5.5, 4.5, 4, 3, 1 and 0.5 
µm) during an 8 V microsecond pulse. (b) Si resistance of the wires before and after the voltage 
pulses. 
Crystallization is also verified with TEM studies on a long (20 μm), suspended, p-type 
wire which experienced a single voltage pulse. A short segment of long wires touches the 
underlying oxide after the release of the wire due to compressive stress, as observed under SEM 
prior to the pulse (Figure 2.21a). After the pulse, the wires show smooth surfaces with multiple 
lumps along the length (Figure 2.21b-c). This wire was cut and placed on a TEM sample holder 
using a focused ion beam (FIB) system. Figure 2.22 shows a bright field TEM image and electron 
diffraction analysis of a section of the wire seen in Figure 2.21, which shows existence of a single 
crystal in the imaged area. 
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Figure 2.21. SEM image of a (a) 25 μm long, suspended, p-type wire, (b) 20 μm long, suspended, 
p-type owire after a 25 V, 1 μs pulse with current direction during the pulse as indicated (wires 
from wafer U9). (c) Close-up image of left end of the wire. (d) IWire-time plot of the wire during 
pulse, showing the onset of melting as a sudden increase in current. 
 
 
 
Figure 2.22. Bright field TEM image of a section of a 20 μm long crystallized wire and 
corresponding electron diffraction pattern (inset). 
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3 Thermoelectric effects in self-heated nanocrystalline silicon microwires 
3.1 Asymmetric melting and crystallization of wires 
In the previous sections, melting and recrystallization of nc-Si wires with single voltage 
pulses are demonstrated. In this section, extremely asymmetric partial melting of these symmetric 
nc-Si wires is reported for slightly lower pulse voltages. Melting is consistently observed closer 
to the lower potential side (for the n-type wires), where the electrons (majority carriers) enter the 
wires. We attribute this extreme asymmetry to thermoelectric effects that come into play due to 
high current density (~1-10
 
MA/cm
2
) resulting in a steep thermal profile with ~1 K/nm thermal 
gradients. The polarity of the asymmetry – hottest point is where the majority charge carriers 
enter the wires – is in agreement with optical observation of asymmetric self-heating in n- and p-
type silicon microstructures and asymmetric amorphization of p-type PCM nano-bridges 
attributed to thermoelectric Thomson heat. However, there has been very little or no explanation 
for the underlying physical phenomena giving rise to this asymmetry. Furthermore, the 
surprisingly large degree of asymmetry seen in these results point to interesting physical 
phenomena that take place in highly doped semiconductors experiencing high temperatures and 
strong thermal gradients as a result of self-heating that is distinctly different than what is expected 
of metals. 
Figure 3.1 shows SEM images of suspended, similar size, n-type wires before and after 
various voltage pulses. A 40 V, 1 µs pulse results in full melting during the pulse and 
crystallization upon termination of the pulse (Figure 3.1c). For lower energy levels, when the 
voltage amplitude or duration is not enough to achieve full melting, the wires partially melt and 
crystallize (Figure 3.1d). However, the melted and crystallized parts of partially melted wires are 
not at the center of the wires – as would be expected from uniform Joule heating of symmetric 
structures - but consistently appear on the lower potential ends (V-) of the n-type wires (Figure 
3.1d). Numerous tests confirm the asymmetry and polarity.  
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Figure 3.1. (a) SEM image of a suspended, as-fabricated, n-type wire (from wafer OW). (b) 3D 
illustration of a suspended wire probed with tungsten probes. Probes are shown closer to the wire 
than they actually are for the experiments. SEM images of (c) a fully crystallized suspended, n-
type wire after 40 V, 1 µs pulse and (d) a partially crystallized n-type wire after 30 V, 1 µs pulse. 
Current directions on the wires during the pulse are as shown in (c). 
Duration and amplitude of the voltage pulses are varied to study the effects of these 
parameters on the crystallization of the wires. 3 levels of voltage pulse duration are used: 20 ns, 
100 ns and 1 µs. Voltage pulse amplitude is varied for each duration. The pulsed wires show 
results ranging from no modification to severe melting and breakage of the wire depending on the 
duration and amplitude of the voltage pulse. SEM images of wires pulsed with various duration 
and amplitudes are shown in Figure 3.2. Melting of the wires is monitored on the currents during 
the pulse as sudden jumps (Figure 3.2h). 
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Figure 3.2. SEM images of suspended n-type wires (from wafer OW) after voltages pulses with 
durations of (a-c) 20 ns, (e-g) 100 ns and (i-k) 1 µs. Current direction during the pulses is shown 
in (a). Maximum current density that each wire experiences is shown on the corresponding wire. 
Each row of images shares the same pulse duration and scale bar. (d, h, l) Current densities of the 
wires during the voltage pulses. 
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The current level, hence power, required to bring the wires to the melting point increases 
with decreasing pulse duration to provide the same energy to the wires: FP mLTmC  , where 
m is the mass, CP is the specific heat under constant pressure, T is the temperature and LF is the 
latent heat of fusion. As pulse duration is increased heat loss through diffusion ( )( Tk ) 
increases, thus more energy provided by the electrical pulse is required. If the current level is not 
sufficient to melt the wires, no change (Figure 3.2a,e) or only slight modification (Figure 3.2b,f,i) 
of the wires’ surfaces are observed. For a given pulse condition, longer wires tend to melt and 
break more easily due to reduced heat loss to the contact pads, hence enhanced heat confinement. 
For the voltage level experimented, asymmetric melting and crystallization of the wires due to 
thermoelectric effects is observed only for 1 µs long pulses (Figure 3.2i-k). The effect of pulse 
duration and current density are summarized in a matrix (Figure 3.3). 
 
 
 
 
 
Figure 3.3. Voltage pulse results on the nc-Si wires for varying maximum current density (JMax) 
and pulse duration. Same color bars indicate similar results. Example current on the right axis is 
calculated for a wire with cross section of 50 x 500 nm
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3.2 Asymmetric light emission from self-heated wires 
3.2.1 Light emission from wires under DC bias 
The microsecond pulsing of the wires results in very high current densities (1-10 
MA/cm
2
). The peak temperature on the wire reaches the melting temperature of Si (1690 K) 
while the contact pads remain at room temperature, leading to thermal gradients on the order of 
~1 K/nm. Thermoelectric effects are expected to be very significant at such current densities and 
thermal gradients [15, 16]. The transient effects in the short time scales involved in melting and 
crystallization in these experiments are difficult to probe. However, it is possible to gain some 
information about the steady-state temperature profile and the thermoelectric effects from the 
light emission from the wire as it is heated up to ~1000 K and beyond. This allows for 
verification of the high temperature materials parameters and models used for the computational 
studies. 
In our experiments, we have recorded videos of light emission from self-heated nc-Si 
wires using a high magnification optical setup and a commercial high-definition (full HD) 
camcorder at 30 frames per second. Wires self-heated to sufficiently high temperatures (T > 800 
C [19]) emit light in the visible range. The speed of the measurement is limited by the sensitivity 
and the frame rate of the camera. Hence, the light emission from the wires was observed with 
slow voltage sweeps and AC signals at ~ 1 Hz frequency. The light intensity profiles along the 
wires and shift in the brightest (hottest) spot are extracted from the videos using MATLAB (see 
Appendix 6.8). 
As the current increases, the hottest spot on the wires always shifts towards the lower 
potential end for n-type and the higher potential end for p-type wires, in agreement with previous 
reports [18-20]. Figure 3.4 shows two sets of video frames and corresponding light intensity 
profiles along 4 μm long, n- and p-type wires as current increases. The hottest spot is shifted 1.5 
μm away from the center of the n-type wire (37 % of the length) and by 1.15 μm from the center 
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of the p-type wire (30 % of the length) for the highest current achieved (>1 MA/cm
2
). These 
results are larger than previous reports of on p-type, poly-Si micro-lamps and n-type, poly-Si 
heaters. We attribute the larger shifts in our experiments on nc-Si wires to the larger current 
densities, temperatures and local deformation of the wires where the hottest spot was observed 
(Figure 3.5). This local deformation suggests increased resistance at this location, leading to 
increased local heating and a positive feedback for the shift in the location of the hottest spot. 
 
Figure 3.4. Two sets of video frames showing glow of (a) an n-type (from wafer U13) and (b) a 
p-type (from wafer U8) wire as current through the wires increases as indicated. Electrical bias 
conditions are shown on the top frames. Wires’ dimensions (L, W, t) are (4, 0.41, 0.08) μm and 
(4, 0.42, 0.12) μm for the n- and p-type wires, respectively. Evolution of glow intensity for the (c) 
n- and (d) p-type wires for the video frames shown in (a) and (b). Wire centers are located at x = 
0. Dashed lines indicate ends of the wires. Curves are smoothened with 5 point adjacent 
averaging filter. 
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Figure 3.5. SEM image of a p-type wire after a slow voltage sweep, with current direction as 
indicated. The higher potential end of the wire, which coincides with the hottest region as 
observed optically, shows significant modification and fractures. 
 
The suspended wires reach high temperatures and start emitting light for lower current 
levels due to reduced heat loss from the wires. Since the wires are released from the underlying 
oxide they show less severe changes in wire geometry after the voltage sweep (Figure 3.6). As a 
result the asymmetry in the light emission profiles from the suspended wires are smaller (Figure 
3.6a,b).  
 
 
Figure 3.6. (a) A set of video frames showing glow of a suspended p-type wire (from wafer U10) 
as current through the wires increases as indicated. Electrical bias conditions are shown on the top 
frames. Wires’ dimensions (L, W, t) are (4, 0.33, 0.12) μm. (b) Evolution of glow intensity on the 
wire for the video frames shown in (a). Wire centers are located at x = 0. Dashed lines indicate 
ends of the wires. Curves are smoothened with 5 point adjacent averaging filter. (c) SEM image 
of the wire after the voltage sweep, with current direction as indicated. 
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3.2.2 Light emission from suspended wires under AC bias 
The effect of changes in the material can be identified and eliminated to some degree by 
alternating the current direction using an AC signal. Figure 3.7a,b show glowing of a 2.5 μm 
long, suspended, n-type wire during positive and negative cycles of an AC signal generated by a 
parameter analyzer. The hottest spot on the wire alternates position as the current direction 
changes, confirming that the shift of the hottest spot is not caused by any asymmetric geometrical 
or thermal boundaries, but is due to thermoelectric effects. Figure 3.7c shows current through the 
wire and the shift in the hottest spot location as a function of time. The shift in the hottest spot for 
either cycle of the AC signal is approximately 250 nm (10% of the length).The shift in the hottest 
spot for the negative cycle gradually increases over time, showing a memory effect. Similar 
behavior is observed on other wires when they are biased with opposite polarity of the previous 
bias. SEM image of the wire after stress shows a symmetric breakage around the wire center 
(Figure 3.7d). 
 
Figure 3.7. A 2.5 μm long, suspended, n-type wire (from wafer U13) during the (a) positive and 
(b) negative cycle of an applied square wave. Current levels and directions are as indicated. Wire 
center is located at x = 0. (c) Current (I) through the wire and shift (Δx) in the hottest spot 
location as a function of time. (d) SEM image of the wire after AC bias. 
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Figure 3.8a,b show glowing of a suspended, p-type wire during the positive and negative 
cycles of an alternating current (AC) with 0.5 Hz frequency. Figure 3.8c shows glow intensity on 
the wire for a complete period of the AC signal. The hottest spot for both positive and negative 
cycles is closer to higher potential end of the wire, being consistent with previous voltage sweep 
observations on p-type wires. Figure 3.8d shows current through the wire and the shift in the 
hottest spot position for two cycles of the AC signal. The shift in the hottest spot for either cycle 
of the AC signal is 5-8 % of the wire length. Similar shifts are observed on the suspended wires 
while voltage across the wires is ramped slowly. SEM image of another p-type suspended wire 
shows more symmetric and less severe modifications after AC stress (Figure 3.8) compared to the 
voltage sweep case. 
 
Figure 3.8. A 4 μm long, 360 nm wide, suspended, p-type wire during the (a) positive, (b) 
negative cycle of an AC signal. The hottest spot is off-centered by 0.2 and 0.3 μm for positive 
and negative cycles, respectively. (c) Glow intensity along the wire for positive and negative 
cycles during one period of the AC signal. (d) Current (I) through the wire and shift (Δx) in the 
hottest spot location as a function of time for two periods of the AC signal. Fluctuation in Δx is 
due to 1 pixel movement from frame to frame. (e) SEM image of another p-type suspended wire 
after AC stress. 
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4 Numerical modeling of thermoelectric effects in nanocrystalline silicon wires 
4.1 Physical Models 
The thermoelectric effects, Seebeck and Peltier effects at junctions of two different 
materials and Thomson effect (heat) in uniform materials experiencing a thermal gradient and 
electric current, come into play due to heat carried by the charge carriers and their interaction 
with the lattice. The average total energy of a charge, or the magnitude of the Peltier coefficient 
Π(T), is the product of the Seebeck coefficient S(T) of the material (heat capacity of the charge 
carriers) and the local temperature. Strong Π(T) gradients lead to increased energy transport by 
the carriers as they move along the temperature gradient (large Thomson effect). The contribution 
of this thermoelectric transport to the electric current can be modeled as a Seebeck field ( TS ) 
in the electronic drift-diffusion model (Equation 4.1) and as a thermoelectric heat drift term             
( )(STJ  ) in the thermal model (Equation 4.2) [33]. 
Equation 4.1: 0)( 

 DiffusionJ
TSV
J
  
Equation 4.2: )()( JSTJVTk
dt
dT
C P 
 
Here ρ is the electrical resistivity, S is the Seebeck coefficient, δ is the mass density, CP is the 
specific heat, and k is the thermal conductivity.  
We have performed 3D finite element simulations solving (Equation 4.1) & (Equation 
4.2) self-consistently and compared the results to the experiments. In these simulations, we 
assume an effective media, neglecting the impact of individual grain boundaries, and the charge 
carriers remain in local thermal equilibrium with the lattice (Telectron = Tlattice). The thermal 
boundary conditions are set to be 300 K on the 1 µm radius metal contacts modeling the probes 
placed ~50 µm away from the wire ends and at the bottom of the Si substrate.  
The voltage pulse amplitudes in the simulations are adjusted (25 V) so that the 
experimental and simulated current density levels are matched (Jmax ~ 3.5 MA/cm
2
).                 
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The simulation results show melting of approximately one half of a 2.5 µm long wire at the lower 
potential side with 1 µs pulses, in agreement with the experiments, experimental asymmetry 
being stronger (see Section 4.6.1). 
 
Figure 4.1. (a) Calculated energy-band diagram of 6x10
19
 cm
-3
 doped n-type x-Si with electron 
and hole distributions from 300 to 1500 K. (b) Calculated electron, hole (both unweighted and 
weighted) and total Peltier coefficients (sum of weighted Πh and Πe). (c) Cartoon illustration of 
carrier generation, transport and recombination, and energy exchange with lattice. (d) 
Breakdown of thermoelectric heat (TH) leading to asymmetric melting: convective transport by 
electrons, by holes, and thermal generation-transport-recombination (GTR) of holes. 
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Our modeling results show that thermoelectric transport is the dominant mechanism 
leading to the observed asymmetric heating. The charge carriers transport energy in their flow 
directions, which increases with temperature for electrons (TSe) and decreases for holes (TSh) as 
the Fermi level approaches mid-gap and the band-gap shrinks (Figure 4.1a,b). On the other hand, 
the minority carrier concentration increases exponentially with temperature. Hence, the net 
energy transported by the charge carriers (TSe σe/σ + TSh σh/σ) sharply decreases as the material 
turns intrinsic, diminishing to metallic values upon melting (Si Tmelt = 1690 K). The contribution 
of the minority carriers becomes significant at elevated temperatures for highly doped 
semiconductors (at ~ 1300 K for n-type Si with [ND] = 6x10
19
 cm
-3
) (Figure 4.1). 
Moreover, significantly reduced band-gap with increased temperature which exacerbates 
thermal generation of electron-hole pairs, leads to a considerable distortion in the conduction 
band edge in presence of a strong thermal gradient (up to 1 K/nm). The gradient in the generation 
rate results in significant thermal energy transfer from the hotter regions where minority carriers 
are generated to the cooler regions where they recombine. The contributions of electronic 
convective heat flow –due to heat carried by the holes and the electrons- and the contribution of 
generation-transport-recombination is accounted for in our treatment [34, 35]. The 
thermoelectric heat in Equation 4.2 can be separated into electron and hole components and 
expanded as: 
Equation 4.3:
 hheehheehhee JTSJTSTSJTSJTSJTSJJST  )()()()(  
The change in electron and hole current densities along the wire is assumed to be the 
same (
he JJ  ) due to charge neutrality assumption (Δn = Δp). Hence, Equation 4.3 can 
be simplified to:  
 
 
39 
 
Equation 4.4: 
 
Individual contributions of the electronic-convective heat flow by holes and electrons are 
in the same direction and are opposed by the generation-transport-recombination term (Figure 
4.1d). Energy absorbed by electron-hole pair generation events, transport of the holes (minority 
carriers) and annihilation of the holes through recombination amounts to significantly larger 
thermoelectric heat transport in the hotter regions (T > 1300 K) and determines the shift in the 
position of the hottest location on the wires. In the cooler regions, the minority (hole) carrier 
density and generation rate is negligible, hence the hole-convective and generation-transport-
recombination contributions vanish, leaving the electron-convective heat transfer as the only 
thermoelectric heat term. 
The strong gradients in electron and hole concentrations and their local kinetic energies 
lead to strong diffusion currents from the hot central region to the cooler pads at the two ends 
(JDiffusion in Equation 4.1). While the diffusion current is in the same direction as the drift current 
at one end, it is in the opposite direction at the other. Hence, an asymmetric electric field, drift 
(JDrift = E/ρ) current and Joule heating (E·JTotal) comes into existence. Here, the calculated 
maximum field (< 3x10
4
 V/cm) is below the field for velocity saturation for single crystal Si (~ 
10
5
 V/cm). Since the dependency of the carrier velocity on the electric field in our nc-Si wires at 
elevated temperature is not known, the ohmic (linear) velocity-field relation is used in the model. 
We do not expect the asymmetry in the electric field caused by diffusion currents and velocity 
saturation to impact the asymmetry in heating in a significant way (see Sections 4.3 and 4.4). 
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In our model, we neglect the directionality of momentum transfer between charge carriers 
and phonons (phonon-drag [15, 36]) typically observed at low temperatures (< 100 K) and low 
doping levels. We have estimated the phonon-drag contribution on Seebeck coefficient to be 
negligibly small using Herring’s model [36, 37] (see Section 4.2.2). Phonon-drag is also expected 
to result in reduced thermal and electrical conductivity at the inlet of the wire where incoming 
majority carriers scatter phonons back into the wire (reduced kphonon) and lose momentum 
(reduced ζ), leading to increased heating. Similarly, thermal and electrical conductivity would be 
enhanced at the opposite end as phonons and electrons travel in the same direction and tend to 
forward-scatter each other. The resulting increase in Joule heating and reduced thermal 
conductivity at the inlet of the wire (and decrease in Joule heating and increased thermal 
conductivity at the outlet) is expected to enhance the asymmetry. 
Furthermore, the small but noticeable discrepancy between the simulations and the 
experiments may be explainable by other second order effects such as electron-hole generation 
and scattering at the grain boundaries, and non-linear thermoelectric transport [38] which is 
expected to become significant at thermal gradients ≥ 1 K/nm . Carrier generation and 
recombination at the defect sites at the grain boundaries is expected to result in increased 
minority carrier concentration and reduced minority carrier lifetimes. Grain boundary scattering is 
also expected to be different for electrons and holes which will impact carrier and thermoelectric 
transport characteristics. Non-linear contributions are expected to enhance thermoelectric 
transport. 
Radiated power per area from a surface is expressed as ζε (T4-T4Ambient), where ζ is the 
Stefan-Boltzmann constant (5.67x10
8
 Wm
-2
K
-4
) and ε is the emissivity (0 < ε < 1). An upper limit 
of the radiated power per surface area for T = 1690 K and TAmbient = 300 K is evaluated as 462 
kW/m
2
 using ε = 1. Assuming a wire with dimensions (1x0.1x0.5 µm3), the radiated power is 
calculated to be 462 nW.  
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Power per surface area lost through convection is expressed as h(T-TAmbient), where h is 
the thermal conductance of air. Assuming a large value of h, 300 W/m
2
K
-1
 [39], and T=1690 K, 
the convective heat power per area is calculated to be 417 kW/ m
2
. The total convective heat 
power is found as 417 nW for the surface area of the same wire.  
On the other hand, Joule heating (>20 mW/µm
3
), conductive heat loss and thermoelectric 
heat on the same volume of wire are calculated to be on the order of mW. Therefore, both 
radiated and convective heat are neglected in the modeling of the wires. 
4.2 Physical parameters for simulations 
A constant mass density of Si (d: 2.33 g/cm
3
) [25] is used. Temperature dependent 
physical parameters (ρ, κ, CP, S) used in the modeling are seen in Figure 4.2. Electrical resistivity 
(Figure 4.2a) of the n-type film (wafer OW) is measured up to 620 K using a high temperature 
setup. A negative temperature coefficient of resistivity (TCR ~ -1 mΩ.cm/100 K) is observed for 
the film. Measuring thermal conductivity of the films, however, is not as trivial. Hence it is 
extracted up to 620 K by matching the experimental I-V characteristics of self-heating wires to 
corresponding electrothermal simulations results. The procedure of extraction of thermal 
conductivity is provided in the next section (4.2.1). The extracted thermal conductivity value 
around room temperature is close to those of reported for highly-doped poly-Si films. Beyond 
620 K, both resistivity and thermal conductivity are simultaneously extracted. Resistivity and 
thermal conductivity of liquid silicon (l-Si) are obtained from Ref. [25] and Ref. [40], 
respectively. Heat capacity (CP) of Si in solid [41] and liquid [42] phases is observed from the 
literature (Figure 4.2c). Latent heat of fusion of silicon (1790 kJ/kg) [43] is incorporated in the 
heat capacity curve as a 10 K wide peak (Figure 4.2c) around melting temperature where all of 
the materials parameters linearly transition to liquid-state values. Seebeck coefficient of the nc-Si 
film is measured up to 650 K and calculated for highly doped x-Si (Figure 4.2d). 
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Figure 4.2. Temperature dependent physical parameters used for the modeling: (a) Measured and 
extracted electrical resistivity (ρ) of the nc-Si film. Liquid silicon (liq-Si) resistivity value is 
obtained from 
a
Ref. [27]. (B) Extracted and extrapolated [44] thermal conductivity (k) of the nc-
Si wires. Liq-Si value of k is obtained from 
b
Ref. [40]. (C) Heat capacity of crystalline silicon (x-
Si) under constant pressure (CP), from 
c
Ref. [41]. CP around 1690 K (inset). Latent heat of fusion 
(
d
Ref.[43]) of Si is incorporated as a 10 K wide peak at 1690 K. Liq-Si value of CP is obtained 
from 
e
Ref. [42]. (D) Calculated Seebeck curve for n-type x-Si with doping concentration of 
6x10
19
 cm
-3
. Measured Seebeck coefficient of heavily doped, n-type, nc-Si film and extrapolation 
of the measured data up to melting. Liq-Si value of S is obtained from 
f
Ref. [25]. 
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4.2.1 Extraction of temperature dependent resistivity and thermal conductivity  
The common method of measuring electrical resistivity of bulk and thin film materials is 
the four-point probe technique [17] which eliminates the effect of non-ideal contacts. The 
principle behind thermal conductivity measurements is to provide a known heat flow through a 
material while maintaining and measuring a small temperature gradient. Although this technique 
is relatively easy to apply to macroscopic structures, measuring heat flows and temperature 
differences and accounting for heat losses at small scales become difficult. Several techniques 
have been developed in the past decades to measure thermal conductivity of thin films and 
nanowires. 
The two most common techniques to determine the heat flow and temperature difference 
across a thin film or a stack of thin films are: 1) The 3ω technique[45, 46] in which Joule heating 
is generated in a metal strip on top of the sample by an AC signal of frequency ω and temperature 
information is obtained from the third harmonic (3ω) of the voltage readings on the metal strip, 2) 
the time-domain thermoreflectance[47, 48], a pump-probe technique in which a laser beam is 
used to heat the surface of the sample and a lower power laser beam is used to measure the 
surface temperature. More recently, thermal conductivity of nanowires suspended across nitride 
membranes (to minimize heat losses) is measured in vacuum by calculating the heat flow through 
the nanowires that is generated by micro-scale heaters on either side and measuring the 
temperature difference across the nanowires using the same heaters as resistance thermometers 
[49].  
In all of these techniques, k(T) is obtained by achieving a small temperature gradient with 
local heating and varying the average temperature of the sample using a variable temperature 
chuck, which typically have maximum temperatures on the order of 300 – 400 C. Higher 
temperature measurements require special apparatus in furnaces in which achieving stable 
electrical and thermal contacts can be very challenging.  
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Tai et al. [50] reported a method for extracting in-plane k of suspended polycrystalline 
silicon (poly-Si) structures by self-heating the structures and using the unknown k as the only 
fitting parameter to match an approximated analytical I-V expression to the experimental I-V 
curve. The best fitting k is extracted as a constant value, although the average temperature along 
the wire reaches ~260 K above room temperature. This work inspired the method of extraction of 
ρ(T) and k(T) we present here. 
We extract ρ(T) and k(T) of nc-Si wires self-heated to melt by matching simulated I-V 
characteristics to experimental I-V characteristics. The simulated I-V characteristics are obtained 
using numerical modeling of the coupled electrical and thermal transport on the wires. A similar 
method was used by Pop et al. [51] to extract temperature dependent thermal conductance (up to 
~ 800 K) of a suspended single-wall carbon nanotube by matching modeled and measured I-V 
characteristics at different substrate temperatures. 
In our extraction of ρ(T) and k(T) of silicon wires, two example cases are considered: 1) 
Extraction of ρ(T) from highly-doped p-type wires on silicon dioxide (referred to as wires on 
oxide or non-suspended wires) in which the heat losses are predominantly to the substrate and the 
self-heating characteristics depend mainly on ρ(T) of the wires (Figure 4.3) and 2) extraction of 
both ρ(T) and k(T) from suspended highly-doped n-type silicon wires in which the heat losses are 
predominantly through the wires and both ρ(T) and k(T) are important in the self-heating process. 
This technique allows for extraction of electrical resistivity and thermal conductivity up to very 
high temperatures (1690 K for Si) and temperature gradients (~ 1 K/nm) which is not possible, or 
very difficult to achieve otherwise. 
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Figure 4.3. (a) SEM image of an as-fabricated p-type nc-Si wire on oxide with indicated 
dimensions (from wafer U3). (b) 3-D view of the corresponding wire drawn for simulations. 
Thickness of each layer is shown in parentheses. The semi-circles at the edges of the silicon pads 
show the location of the electrical contacts for the simulations. 
A sinusoidal signal with 1 kHz frequency and step-wise increasing amplitude is applied 
across a wire while measuring both current and voltage (Figure 4.4a). These measurements are 
performed in air. The resistance of the wire decreases with increasing voltage/temperature owing 
to the negative temperature coefficient of resistivity (TCR) of these nc-Si films [52]. The current 
through the wire is expected to increase suddenly once the wire starts melting, since liquid Si is ~ 
2 orders of magnitude more conductive than solid state Si at melting temperature [27]. During 
self-heating the hottest spot (TPeak location) shifts away from the wire center due to strong 
thermoelectric Thomson Effect [52]. When a long duration DC voltage bias is used, this 
asymmetric heating causes significant asymmetric modification of the wires geometry which 
would hinder the comparison between experimental and simulated results. The use of an AC 
signal with increasing amplitude results in overall symmetric heating of either side of the wires 
and preservation of the wire geometry up to melting (Figure 4.4b). The shift in the TPeak location 
due to thermoelectric effects is expected to impact the wire resistance only slightly, hence 
thermoelectric effects are neglected in the simulations to eliminate the need for an additional 
unknown temperature dependent material parameter (Seebeck coefficient).  
2 µm
nc-Si wire
SiO2
(a)
(b)
L: 15 µm
W: 1.43 µm
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The simulation results show the wires reach steady state in ~ 1 µs under a constant voltage bias 
[52] indicating steady state is achieved on the wire for any voltage level of the 1 kHz AC signal. 
During the maximum AC voltage amplitude a sudden increase in current is observed suggesting 
that the wire resistance decreases significantly due to onset of wire melting (Figure 4.4) [22]. The 
next point shows no measurable current indicating wire breakage. Once the I-V characteristic of a 
wire is constructed from the V-t and I-t characteristics (Figure 4.4a), the wire is modeled using 
COMSOL Multiphysics. 
 
Figure 4.4. (a) Amplitudes of applied sinusoidal voltage and measured current on a p-type nc-Si 
wire (from wafer U3) on oxide with 15 µm length and 1.43 µm width. Each voltage level is 
applied for ~5 s to ensure that steady state is achieved on the wire. (Insets) A few cycles of the 
sinusoidal voltage and current signals for the indicated time steps. (b) SEM image of an example 
p-type wire after experiencing an AC signal with increasing amplitude.  
The modeled wires are drawn following the actual geometry of the wires used for the 
experiments (Figure 4.3b). The electrical contacts are defined ~ 7.5 µm or ~ 50 µm away from 
the wire for non-suspended or suspended wires, respectively, to approximately replicate the probe 
locations during the experiments. For the simulations, sweeping the voltage across the wire (1 
V/s) as a function of time is preferred over applying AC signals with increasing amplitude (as is 
done in the experiments) to reduce the time required for the iterative computation and analysis of 
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the results. The crystalline silicon (x-Si) substrate is included in the simulated geometry to 
account for the heat losses to the substrate. The thickness of the x-Si layer is drawn to be 5 µm 
(even though its actual thickness is ~500 µm) to avoid an excessively large number of mesh 
points for computation. The bottom surface of the x-Si layer and the surfaces of the electrical 
contacts are set to 300 K at all times. The current continuity (Equation 4.1) and heat transfer 
(Equation 4.2) equations (neglecting electrical diffusion current and thermoelectric effects) are 
solved self-consistently in 0.1 s time steps to find the temperature (T) and voltage (V) throughout 
the 3-D structures. Although the voltage sweep is slow enough for the wires to reach steady state 
for each time step, the transient heat equation is used since the voltage is varied over time to 
simulate a full I-V characteristic. The temperature dependence of the physical parameters of the 
SiO2 and x-Si layers is not as crucial as that of nc-Si parameters, hence constant values for SiO2 
(k: 1.38 Wm
-1
K
-1
, ρ: 1014 Ω.m, CP: 703 Jkg
-1
K
-1
, δ: 2.20 g/cm3) and moderately doped ([B]: 1017 
cm
-3
) x-Si (k: 163 Wm
-1
K
-1
, ρ: 0.1 Ω.cm, CP: 703 Jkg
-1
K
-1
, δ: 2.33 g/cm3) are used as provided in 
the COMSOL Multiphysics library. 
The maximum diffusion current due to carrier density gradients (for both electrons and holes) 
created by the temperature gradient on the wire is calculated to be less than 10% of the drift 
current [53], hence the electrical current is assumed to be due to drift only to reduce computation 
complexity. Heat losses from the wires through convection and radiation are calculated to be very 
small compared to heat diffusion through conduction and are also neglected in the modeling [53]. 
The effect of ρ(T) and k(T) on the temperature distribution and resistance of the self-
heated wires is illustrated using three different example cases of ρ(T) and k(T) functions for the 
simulations. Figure 4.5a shows the 3-D structure drawn following the geometry and dimensions 
of a suspended wire used in the experiments. The wire is modeled using three pairs of ρ(T) and 
k(T) functions (Figure 4.5b): i) constant ρ(T) and k(T) (20 mΩ.cm and 50 Wm-1K-1), ii) linearly 
decreasing ρ(T) (from 20 mΩ.cm at 300 K to 5 mΩ.cm at 1690 K) and constant k(T) (50 Wm-1K-
1
), and iii) linearly decreasing ρ(T) (from 20 mΩ.cm at 300 K to 5 mΩ.cm at 1690 K) and linearly 
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decreasing k(T) (from 50 Wm
-1
K
-1
 at 300 K to 10 Wm
-1
K
-1
 at 1690 K). Temperature and resulting 
resistivity profiles along the wire length for 9 V bias are shown in Figure 4.5c. The peak 
temperature on the wire is larger for decreasing ρ(T) (case ii) due to increased Joule heating. The 
peak temperature further increases for the same voltage bias when k(T) also decreases (case iii), 
owing to reduced heat loss through conduction towards the large nc-Si pads. Accordingly, the 
wire resistance for the given voltage bias is the lowest for case (iii). Figure 4.5d shows the current 
and the peak temperature on the wire as functions of the applied voltage. 
 
Figure 4.5. (a) 3-D structure drawn for the simulations of three example cases of ρ(T) and k(T). 
The suspended wire dimensions are L: 5 µm, W: 0.9 µm. Semi-circles at the edges of the large nc-
Si pads are the electrical contacts. (b) Example ρ(T) and k(T) cases. (c) Simulated temperature 
and electrical resistivity profiles along the wire length for 9 V bias. Resistance of the suspended 
wire and total resistance between contacts for each case are shown next to the resistivity profile. 
Vertical dashed lines indicate the wire ends. (d) I-V and TPeak-V characteristics of the wire for the 
three cases. 
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Heat losses from wires on oxide are expected to be mainly towards the x-Si substrate through 
the silicon dioxide layer, rather than towards the contact pads through the wires. In this case, 
thermal conductivity of the wires is expected to affect self-heating of wire only slightly and an 
appropriate constant value for k can in principle be used to extract ρ(T). This assumption is tested 
by comparing the I-V curves simulated for different k values after extracting ρ(T). Thermal 
boundary resistance between the Si wire and underlying silicon dioxide is neglected in the 
simulations which would result in reduced heat flow to the substrate hence increased heating of 
the wire. Reduced heat flow to the substrate is considered by using a lower wire k (10 Wm
-1
K
-1
) 
with the extracted ρ(T), and is observed to affect the I-V characteristic only at very high wire 
temperatures.  
The measured room temperature ρ is used as the starting point for the iterative extraction 
of ρ(T). An average k value of 30 Wm-1K-1 at room temperature is obtained from Ref. [54] and 
used as a constant value for modeling of the wires on oxide. For the first simulation, a constant 
value for ρ is used and the voltage sweep range is kept small, e.g. 0 to 1 V, so the wire reaches a 
peak temperature only slightly larger than room temperature, e.g., TPeak ~ 400 K. This peak 
temperature becomes the next temperature step (TStep) at which a new value of ρ needs to be 
assigned for the next simulation. The simulated I-V curve is compared to the experimental one 
and ρ(TStep) is adjusted (decreased or increased) iteratively until simulated and experimental I-V 
curves match well (ΔI/I < 10 % in this case) up to the corresponding voltage level. This process is 
repeated sequentially with an increased voltage sweep range to increase TStep by ~ 50 – 100 K 
after each new value of ρ(TStep) is assigned successfully. The extraction process is continued until 
the maximum experimental voltage level is reached in the simulations.  
ρ(T) of the p-type nc-Si film used for the fabrication of the wires on oxide was measured 
up to 650 K using a hot chuck and is compared to the extracted ρ-T curve (Figure 4.6a). Both 
measured and extracted ρ(T) curves show decreasing trend with increasing temperature, however 
the extracted ρ(T) curve shows a slightly slower decrease with temperature.                               
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The difference between the two curves might be due to a slight mismatch between the location of 
the electrical contacts in experiments and simulations.  
Figure 4.6b shows experimental I-V curves of two different wires on oxide with similar 
dimensions (L: 15 µm, W: 1.43 µm) together with the matched simulated I-V curve (for the ρ(T) 
extraction) using a constant k value of 30 Wm
-1
K
-1
. The experimental I-V curves show similar 
trends up to high voltage levels, however they split at high temperatures despite their similar 
dimensions, possibly due to different geometry changes (e.g., cracking, formation of voids) that 
happen close to melting (Figure 4.4b). Plotted in the same graph are two additional simulated I-V 
curves using the extracted ρ(T) and two constant k values of 10 and 50 Wm-1K-1. The simulated I-
V curves using all three k values (10, 30, 50 Wm
-1
K
-1
) are identical up to very high 
voltage/temperature levels, verifying the assumption that wire k affects self-heating of the wires 
on oxide only slightly. The simulated peak temperatures on the wire as a function of voltage, for 
each of the three k values, are shown in Figure 4.6c. The peak temperature of the simulated wire 
for k: 30 Wm
-1
K
-1
 reaches the melting temperature for the maximum experimental voltage level, 
in good agreement with the expected experimental value. 
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Figure 4.6. (a) Extracted and measured ρ(T) for the wire on oxide. The error in the experimental 
ρ(T) accounts for non-uniformity of the film thickness (130 ± 10 nm) and small leakage current to 
the substrate (< 10% of the total current) that was observed for this sample. (b) Experimental I-V 
curves (symbols: ■, ●) of p-type nc-Si wires on oxide with similar dimensions (L: 15 µm, W: 1.43 
µm) and matched simulated I-V curve (black line) to extract ρ(T) for k: 30 Wm-1K-1. Simulated I-
V curves for k: 10 (blue line) and 50 Wm
-1
K
-1
 (red line) using the extracted ρ(T). (c) Simulated 
peak temperatures on the wire as functions of voltage difference across the wire for the indicated 
constant k values. Horizontal dashed line indicates the melting temperature level. 
The extracted ρ(T) is tested by modeling three other wires on oxide with different 
dimensions (using the same constant k of 30 Wm
-1
K
-1
) (Figure 4.7). The simulation results for the 
three wires predict the general experimental I-V characteristics but slightly overestimate the 
voltage value at which melting starts for the longest wire (typically observed in experiments as a 
sudden increase in current followed soon after by wire breakage). The differences between the 
experimental and simulated I-V curves at high temperatures are attributed to effects not accounted 
for in the modeling such as temperature dependence of the wire k and SiO2 k and , or to physical 
changes such as cracks and voids, which become more significant as the temperature increases.  
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For the suspended silicon wires (Figure 4.8) the heat losses are predominantly toward the 
large contact pads through the wires, and the wire k becomes important. We extract k(T) in the 
temperature range for which measured ρ(T) is available (300 - 620 K for this case) by matching 
simulated to experimental I-V curves (Figure 4.9) and extrapolate it up to melting temperature 
(1690 K). ρ(T) is extracted from 620 to 1690 K using the extrapolated k(T) (Figure 4.10).  
 
 
 
 
 
 
 
 
 
 
 
Figure 4.7. (a) Experimental (symbols: ■, ●, ▲) and simulated (black lines) I-V curves of three p-
type wires on oxide using the extracted ρ(T) and constant k of 30 Wm-1K-1. (b) Simulated peak 
temperatures on the wires. The horizontal dashed line indicates the melting level.  
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Figure 4.8. (a) SEM image of an as-fabricated n-type nc-Si wire with indicated dimensions. 
Lighter color regions show where the underlying silicon dioxide was removed in buffered oxide 
etch solution. (b) 3-D geometry drawn for the simulations. (Inset) Close-up of the wire showing 
the anchoring to the substrate by the silicon dioxide that remains under the large contact pads. 
The simulated peak temperature on the suspended wire for the maximum experimental 
voltage is 1656 K which is close to the expected experimental value (1690 K, at which the wire 
partially melts and breaks). The match between the experimental and simulated final peak 
temperature suggests that extrapolating the extracted k(T) (in 300 – 620 K) beyond 620 K is an 
acceptable assumption. If there were a mismatch of final experimental and simulated peak 
temperatures, the k(T) trend beyond 620 K could be adjusted to achieve a match.  
Alternatively, if both non-suspended and suspended wires made of the same material 
were available, (T) and k(T) could be extracted independently from different experimental I-V 
characteristics: (T)could be extracted from a non-suspended wire I-V assuming a constant k and 
this (T) could then be used to extract k(T)from a suspended wire I-V. 
SiO2
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Figure 4.9. (a) Experimental I-V curves (symbols: ■, ●) of two suspended n-type nc-Si wires of 
similar dimensions (L: 5 µm, W: 0.9 µm), and matched simulated I-V curve (black line) for the 
extraction of ρ(T) and k(T). (b) Simulated peak temperature on the wire. The horizontal dashed 
line indicates the melting temperature. The vertical dashed line separates the voltage ranges 
where k(T) is extracted using experimental ρ(T) (left) and where ρ(T) is extracted using the 
extrapolated k(T) (right).  
 
Figure 4.10. (a) Measured and extracted ρ(T) for the suspended wire. The error in the 
experimental ρ(T) accounts for non-uniformity of the film thickness (50 ± 5 nm). Extracted ρ at 
1690 K reaches 1 mΩ.cm which is ~14 times larger than liquid Si ρ. (b) Extracted and 
extrapolated k(T) for the suspended wire in comparison to experimental results from the literature 
for bulk x-Si [55], two highly-doped poly-Si films [54] and nano-bulk Si [56]. The vertical 
dashed line indicates the maximum temperature at which the experimental resistivity is available 
and separates the regions where k(T) is extracted using experimental ρ(T) (left) and where ρ(T) is 
extracted using extrapolated k(T) (right). 
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Figure 4.10 shows the measured and extracted ρ(T) and the extracted and extrapolated 
k(T) for the entire temperature range. The extracted k(T) is compared to values for bulk x-Si [55], 
thin-film poly-Si [54] and bulk nano-structured silicon (nb-Si) [56]. The extracted k(T) is in 
between the values reported for highly-doped (n ~ 2x10
20
 cm
-3
) gate polycrystalline silicon (poly-
Si) (t < 300 nm) at low temperatures [54], and the extrapolated k(T) approaches the x-Si value at 
high temperatures. The modeling of the suspended wire is also performed using the same 
parameters (Figure 4.10) and including thermoelectric effects and electrical diffusion current 
(neglected in the extraction process) showing ~0.6 µm shift in the peak temperature (1646 K) 
location from the wire center and no significant differences between the simulated I-V curves. 
The measured/extracted ρ(T) and extracted/extrapolated k(T) are tested by modeling a 
different suspended wire (L:4 µm, W: 840 nm) (Figure 4.11). The experimental and simulated I-V 
curves are in good agreement indicating the extracted temperature-dependent parameters are 
close to the actual ones. The simulated I-V curve suggests that the wire starts melting at 20 V, 
slightly lower than the experimental maximum applied voltage of 21.4 V at which the wire is 
expected to partially melt and disconnect. The sudden rise in current at melting that is observed 
for the wires on oxide is not seen for the suspended wires. The melting of the suspended wires is 
expected to start from a smaller segment due to the significant temperature variation along the 
wire length as opposed to sudden melting of whole wires on oxide due to more uniform 
temperature distribution (Figure 4.12). Moreover, for the suspended wires the electrical contacts 
are farther away from the wires ends (~ 50 µm compared to ~ 7.5 µm for the wires on oxide) 
reducing the relative effect of melting on the overall resistance. 
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Figure 4.11. (a) Experimental I-V curve of a suspended n-type nc-Si wire (L: 4 µm, W: 840 nm) 
compared to the simulated I-V curve using the extracted ρ(T) and k(T) from a different wire I-V 
characteristic (shown in Figure 4.9). (b) Simulated peak temperature on the wire. Horizontal 
dashed line indicates the melting temperature. 
 
Simulated heating profiles of non-suspended and suspended wires are compared using the 
extracted parameters. Figure 4.12 shows temperature profiles for the wire on oxide used to extract 
ρ(T) shown in Figure 4.6a and for the suspended wire used to extract ρ(T) and k(T) shown in 
Figure 4.10. For the wire on oxide, temperature variation along wire length is small (Figure 
4.12a,b); however for the suspended wires, temperature varies significantly along the wire length 
(Figure 4.12e,f) and shows insignificant variation along the width and depth (Figure 4.12g). On 
the other hand, temperature distribution along the wire depth is stronger for the wires on oxide 
(Figure 4.12c). These temperature distributions result from heat flow mostly towards substrate for 
wires on oxide and towards the contact pads for the suspended wires (as assumed for the 
extraction of ρ(T) using a constant k for wires on oxide). The temperature variation along the 
width of the wires on oxide, hotter at the center and cooler towards the edges (Figure 4.12b), is 
verified by many SEM images (Figure 4.12d) showing more physical modifications along the 
central line of the wide wires. SEM images of the suspended wires after voltage sweep show a 
more intact geometry with physical changes confined around the wire center (Figure 4.12h).  
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Figure 4.12. (a) Simulated temperature profiles along the p-type wire (L: 15 µm, W: 1.43 µm) on 
oxide to extract ρ(T) (shown in Figure 4.6a). (b) Temperature distribution ranging from cold 
(blue) to hot (red) on the wire for the indicated voltage level. (c) Temperature distribution on the 
cross sectional plane taken along the horizontal dashed line shown in (b), and close-up of the 
region around the wire center. Vertical dashed lines indicate the wire ends. (d) SEM image of an 
example p-type wire after experiencing an AC signal with increasing amplitude (up to 36 V). (e) 
Simulated temperature profiles along the suspended n-type wire (L: 5 µm, W: 0.9 µm) used to 
extract ρ(T) and k(T) shown in Figure 4.10. (f) Temperature distribution on the wire for the 
indicated voltage level. (g) Temperature distribution on the cross sectional plane taken along the 
horizontal dashed line shown in (f), and close-up of the region around the wire center. (h) SEM 
image of an example suspended n-type wire after experiencing a low frequency AC signal (~1 
Hz) with increasing amplitude (up to 14.2 V). 
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4.2.2 Calculation of Seebeck coefficient and carrier density 
The general expressions for Seebeck coefficient and electrical conductivity from Ref. 
[57] are used to numerically evaluate the Seebeck coefficient of 6x10
19
 cm
-3
 doped n-type x-Si. 
Equation 4.5: )
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Here, q is the electron charge, EF is the Fermi level position with respect to conduction or 
valence band edge for electrons or holes, respectively, g(E) is the density of states, E is the carrier 
energy with respect to conduction or valence band edge, ηe is the relaxation time of the system, 
and f0(E) is the Fermi-Dirac distribution function.   
3D density of states expression, 2/1
3
2/3*)2(4
)( E
h
m
Eg

 , is inserted in (Equation 4.5) 
and relaxation time ηe is defined as a function of E: ηe = η0E
r
, where r is the scattering factor 
ranging from -0.5 to 1.5 for lattice and impurity scattering, respectively. Hence, (Equation 4.5) 
becomes: 
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After integration by parts the numerator and denominator become: 
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Where a is 2.5+r for the numerator and 1.5+r for the denominator. E
a
f0(E) is zero for E = 
∞ and 0. Hence, (Equation 4.8) simplifies to: 
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Introducing new variables:  
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The integral in Equation 4.12 is the Fermi-Dirac integral: )(
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The Fermi-Dirac integral cannot be solved analytically. However, further assumptions 
allow modification of Fermi-Dirac distribution function and enables analytical solutions. For non-
degenerate semiconductors, Fermi level lies in the band-gap, away from the band edges (|EF| < 
4kT) and Equation 4.14 can be approximated by:  
Equation 4.15: )]
2
5
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E
q
k
S F   
For the degenerate case the Fermi level lies well above the conduction band edge (EF > 
4kT) and S can be approximated by: 
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Equation 4.16: 
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For doping levels in between the degenerate and non-degenerate cases, the Fermi-Dirac 
integrals have to be evaluated numerically to calculate S (Equation 4.14), which requires EF as a 
function of temperature. 
Fermi-level is found using the charge neutrality assumption (n+NA = p+ND). NA is 
assumed to be very small compared to n and ND, hence n= p+ ND. Both n and p are evaluated 
using Equation 4.17 and Equation 4.18 for a large array of expected EF (ranging from -0.55 to 0.3 
eV) to find the EF value to satisfy the charge neutrality condition. This process is performed for 
all temperature ranging from 300 to 1690 K to build the EF - T curve. 
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The p calculation requires EG - T information. Thus, band-gap changes due to doping 
level and temperature are accounted for [58]: 
Equation 4.19: (eV)
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Where ΔEG(ND) is the change in the band-gap due to doping density: 
Equation 4.20: (eV) 
cm 10
N
xNE
318
D
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ΔEG becomes significant only for density levels higher than 10
18
 cm
-3
. Calculated carrier 
densities and band-gap for 6x10
19
 cm
-3
 doped x-Si are shown in Figure 4.13. 
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Figure 4.13. Calculated (a) n and p concentrations and, (b) band-gap and Fermi level as functions 
of temperature for ND: 6x10
19
 cm
-3
. 
 
Number of minority carriers becomes significant at high temperatures. Hence, Seebeck 
coefficients of both electrons and holes have to be evaluated and averaged to find the total 
Seebeck coefficient. Following the general Seebeck expression in Equation 4.14, Seebeck 
coefficients for electrons (Se) and holes (Sh) become:  
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Where F
e
 and F
h
 are Fermi-Dirac integrals for electrons and holes, respectively, 
following the respective reference energy levels. PE and KE denote the average potential and 
kinetic energy, respectively, for each carrier type. Reference energy levels and energy increase 
directions for each carrier type are shown in Figure 4.14a.  
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Figure 4.14. Reference energy levels and increasing energy directions for electrons and holes. 
Total Seebeck coefficient (S) is calculated as an average of Se and Sh weighted according 
to respective electrical conductivities (ζe, ζh): 
Equation 4.23: 
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Where electrical conductivity is shown in Equation 4.13. Total Seebeck coefficient after 
substituting ζe and ζh in Equation 4.23 becomes:  
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Where me and mh are effective masses for electrons (1.08m0) and holes (0.69m0), 
respectively, and m0 is the electron mass. Calculation results for Se and Sh for 6x10
19
 cm
-3
 doped 
n-type Si are shown in Figure 4.15. MATLAB code for the procedure of calculating Seebeck 
coefficient is provided in Appendix 6.8. 
Results show an increase in amplitude of both Se and Sh with increased scattering factor 
(r). Sh is very large compared to Se at low temperatures due to large average potential energy of 
holes. Average kinetic energy of carriers, hence the Seebeck coefficient, increases with scattering 
factor r as can be seen in Equation 4.15 and For the degenerate case the Fermi level lies well 
above the conduction band edge (EF > 4kT) and S can be approximated by: 
Equation 4.16. Total Seebeck coefficient follows weighted Se up to high temperatures and 
deviates when weighted Sh becomes significant. Calculated Seebeck coefficient for scattering 
factor r of -0.5 (dominant lattice scattering) matches the experimental value at room temperature); 
hence this r is chosen for numerical modeling of thermoelectric transport in 6x10
19
 cm
-3
 doped n-
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type Si wires. Calculated S-T curves show S increasing and decreasing with temperature at low 
and high temperatures, respectively, rather than monotonously increasing as expected from 
metals and which would result in an asymmetry opposite to what is observed for the wires at high 
temperatures. 
  
Figure 4.15. (a) Calculated electron and hole Seebeck coefficient of 6x10
19
 cm
-3
 doped n-type Si 
for scattering factor (r) varying from -0.5 (lattice scattering) to 1.5 (impurity scattering). (b) 
Weighted electron, hole and total Seebeck coefficients. 
Calculated S-T curve includes only the diffusive component. Another mechanism which 
contributes to Seebeck coefficient is interaction between charge carriers and phonons also known 
as phonon-drag. Seebeck coefficient is enhanced due to phonon-drag effect through charge 
carries dragged in the direction of net phonon flow. This effect in semiconductors is quantified by 
Herring [36, 37] assuming thermal equilibrium:  
Equation 4.25: 
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Where β is a factor between 0 and 1 representing the strength of electron-phonon 
interactions, vP is the average phonon velocity, lP is the mean free path of phonons which 
contribute to phonon-drag effect and µ is the carrier mobility. An upper bound of SPd for both 
electrons and holes is calculated using β of 1, vP of 5000 m/s, lP of 10 nm (on the order of average 
grain size), and µ-T curve as calculated using the experimental and extracted electrical resistivity 
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and calculated electron/hole concentrations. The magnitude of SPd for electrons at low 
temperature (~300 K) seems to be much larger than the diffusive component Se,d (Figure 4.16a) 
due to overestimation of electron-phonon interaction factor (β) and the average velocity of sound 
(vP). Nevertheless, the upper bound of SPd is negligibly small at high temperatures resulting in a 
total Seebeck coefficient (STotal) close to SDiff. Moreover, at high temperatures holes dragged by 
phonons in the same direction as electrons further reduce the overall expected phonon-drag effect 
at high temperatures (T > 1300 K) (Figure 4b). The asymmetry in the self-heating profile of the 
wire is determined by the S-T behavior at high temperatures, hence the phonon-drag effect is 
expected to be insignificant and is ignored in numerical modeling of the wires. Experimental 
phonon-drag Seebeck coefficient in highly-doped Si had been also shown to be insignificant 
previously [37]. Figure 4.17 shows a compilation of Seebeck coefficient of silicon from literature 
together with our measurement results from n-type nc-Si film and calculation results for highly-
doped n-type x-Si (for r:-0.5).  
 
 
 
 
Figure 4.16. (a) Calculated diffusive (Se, Diff), phonon-drag (Se, Pd) and total Seebeck coefficients 
(Se,Diff +Se,Pd) of electrons in 6x10
19
 cm
-3
 doped, n-type, x-Si using r: -0.5. (b) Diffusive (SDiff), 
phonon-drag (SPd) and total (SDiff + SPd) Seebeck coefficients. 
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Figure 4.17. Experimental and Seebeck coefficient of silicon as a function of temperature from 
the literature together with calculated S for 6x10
19
 cm
-3
 doped n-type x-Si. Crystallinity, dopant 
type and doping level or resistivity of the samples are indicated in the legend. nb-Si is used for 
nanobulk-Si. 
a
 Ref. [59], 
b 
Ref. [60], 
c
 Ref. [61], 
d
 Ref. [56], 
e
 Ref. [62].  
 
4.3 Analysis of diffusion current 
High temperature gradients reached on the wires induces non-negligible diffusion current 
(JDiffusion) by creating a large carrier density gradient along the wires.  
Equation 4.26: p
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Diffusion coefficient of electrons (Dn) and holes (Dp) are expressed in terms of electron 
(µn) and hole (µp) mobilities using the Einstein relation. In order to evaluate the diffusion current 
temperature dependent µn and µp are required. The ratio (α) of µn to µp as a function of 
temperature is solved using the analytical electrical conductivity expression seen in Equation 4.13 
and calculated n and p concentrations: 
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Assuming the same relaxation time (ηe) for both electron and hole electrical conductivity 
µn to µp ratio (α) is calculated to be smaller than 1 (Figure 4.18). 
 
Figure 4.18. Calculated µn to µp ratio assuming the same relaxation time for electrons and holes. 
After expressing µn and µp in terms of n, p and electrical resistivity, ρ, Equation 4.26 
becomes: 
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Where all the parameters are known. 
In the first set of simulations, the effect of diffusion current on the wires is studied by 
including the diffusion current in the total current expression and comparing the results to those 
of the case without diffusion current. Thermoelectric effects are disregarded for this study.          
A 25 V 1 µs pulse with 100 ns rise time is applied across a 2.5 µm long wire while T and V are 
solved for with 1 ns time steps (Figure 4.19a). The electron density of liquid silicon is ~ 4 orders 
of magnitude larger than the doping density of the wires which impedes convergence of the 
simulations once the peak temperature on the wire reaches melting temperature of Si (1690 K) 
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[25]. Therefore, both electron and hole densities are assumed to be constant beyond the melting 
point.  
 
Figure 4.19. (a) Simulated current and peak temperature on the 2.5 µm long n-type nc-Si wire 
during a 25 V, 1 µs voltage pulse with diffusion current included. (b) Temperature distributions 
on the wire at the indicated time steps. These time steps are also indicated in (a). Melting regions 
(T> 1690 K) on the wire are shown white. (c) Total, diffusion and drift current profiles along the 
wire for peak temperature of 1600 K (t: 111 ns) with and without diffusion current. Vertical 
dashed lines indicate the wire ends. 
Simulation results show that the wire heats up quickly and reaches melting temperature at 
t: 130 ns (Figure 4.19a). Beyond this point the maximum temperature is fixed at ~ 1690 K (Figure 
4.19a) and melting region widens on the wire (Figure 4.19b). The current through the wire 
increases throughout the voltage pulse due to rise of the applied voltage in the first 100 ns and 
due to heating and melting beyond this point. Figure 4.19c shows the total current and its 
breakdown into drift and diffusion current profiles along the wire for the peak temperature of 
1600 K (t: 111 ns). The total current is constant and symmetric with respect to the wire center, 
and decreasing towards the larger contact pads. The diffusion current consists of two competing 
components: electron and hole diffusion currents. The magnitude of these two components is 
determined by the respective carrier mobility (µn or µp), since carrier gradient profiles              
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(for both n and p) along the wire are the same due to assumption of charge neutrality (Δn = Δp). 
Previous calculations show that hole mobility is larger than electron mobility at high temperatures 
(Figure 4.18), resulting in a larger hole diffusion current which is negative (in the opposite 
direction of the drift current) on the higher potential half of the wire and is positive on the other 
half. The asymmetry in the diffusion current is compensated by the drift current, being slightly 
larger on the higher potential half to result in a constant and symmetric total current on the wire. 
Electric field (E=JDrift/ζ), hence Joule heating (E∙JTotal), follows the slight asymmetry in the drift 
current, causing a slight asymmetry in the temperature profile. The asymmetry in the temperature 
profile appears as an 18 nm shift in the hottest spot location away from the wire center towards 
the higher potential end, which is insignificant compared to the wire length (2.5 µm). 
In this study a larger hole mobility is used as calculated assuming the same relaxation 
time for electrons and holes. However, the electron mobility may be as large as the hole mobility 
or even larger if the relaxation time for electrons is larger (Equation 4.27). If electron and hole 
mobilities are assumed to be the same, electron and hole diffusion currents almost perfectly 
cancel out leading to a symmetric temperature profile. If a larger electron mobility is assumed, 
the asymmetry is towards the opposite direction (lower potential end, as in the experiments) being 
still negligibly small. Therefore, diffusion currents without thermoelectric effects only result in 
insignificant asymmetries. Without accounting for diffusion currents, the drift and total current 
profiles are the same and symmetric with respect to the wire center, resulting in perfectly 
symmetric temperature profiles. 
Although diffusion currents at the solid-liquid interfaces are not accounted for (since 
carrier concentrations are assumed to remain constant upon melting) significant electron diffusion 
currents at the solid-liquid interfaces are expected due to the ~3 orders of magnitude difference in 
electron concentration in the hot solid Si (~10
20
 cm
-3
) and liquid Si (~10
23
 cm
-3
 [25]). These 
would result in stronger asymmetry in Joule heating at the liquid-solid interfaces and lead to a 
more asymmetric melting profile, shifted towards the lower potential end as in the experiments. 
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Figure 4.20. Simulation results: (a) diffusion, thermoelectric and drift current, (b) electric field 
(E), Joule heating (JH) and thermoelectric heat (TH) and (c) temperature profiles along the 2.5 
µm long wire for the peak temperature of 1600 K (t: 111 ns) during the 25 V, 1 µs pulse. Vertical 
dashed lines indicate the wire ends. The peak temperature location in the temperature profile is 
indicated with a red dot which is 130 nm shifted away from the wire center. (d) Temperature 
distributions on the wire for the shown time steps. Melting regions (T> 1690 K) on the wire are 
shown white. 
Asymmetric distribution of electric field and Joule heating due to the diffusion current 
contributes to the shift in the hottest spot. However, the main reason for the hottest spot shift is 
the asymmetric thermoelectric heating. Figure 4.20 shows the simulation results using the 
calculated Seebeck curve (Figure 4.2d) for the peak temperature of 1600 K (t: 111 ns). The total 
current has three components: diffusion, Seebeck and drift currents. Both diffusion and 
thermoelectric currents are directly related to temperature gradient; hence both are asymmetric 
with respect to the wire center but have opposite directions (Figure 4.20a). The sum of these two 
currents is positive (in the same direction of drift current) on the higher potential half of the wire 
and negative on the other half leading to a larger drift current on the  lower potential end. Similar 
to the previous study of the case with only diffusion current, the slight asymmetry in the drift 
current (Figure 4.20a) is transferred to the electric field, Joule heating and temperature profiles 
(Figure 4.20b). The main factor behind the asymmetry in the temperature profile is asymmetric 
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thermoelectric heat (Figure 4.20b), being positive on the lower potential side and negative on the 
other side. The asymmetry in the thermoelectric heat is much larger than that of Joule heating. 
Figure 4.20d shows the asymmetry in the temperature distribution just after the melting starts and 
at the end of the voltage pulse.  
4.4 Analysis of velocity saturation 
The analysis of diffusion current does not account for the velocity saturation at high electric 
fields, but rather assumes a linear relationship between drift velocity and electric field (v = µE). 
Saturation field velocity of the nc-Si films is not known and expected to be different from that of 
x-Si. Therefore, effect of velocity saturation on the asymmetric self-heating of the wires is studied 
by modeling x-Si wires (ND: 10
19
 cm
-3
) with the same geometry. 
 
Figure 4.21. (a) Electrical conductivity of 10
19
 cm
-3
 doped n-type x-Si as observed from Synopsis 
Sentaurus device simulation tool, and calculated density and mobility of electrons and holes. (b) 
Saturation velocity of carriers in x-Si as a function of temperature [63]. (c) Calculated electron 
velocity as a function of electric field for various temperatures. 
Conductivity of 10
19
 cm
-3
doped n-type silicon in temperature range of 300 to 1620 K is 
obtained from Synopsis Sentaurus device simulation tool. Temperature dependent mobilities of 
electrons and holes are calculated using conductivity and carrier densities (Figure 4.21a).          
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An analytical expression for temperature dependent saturation velocity in x-Si is obtained from 
Ref. [63] (Figure 4.21b). Average carrier velocity is calculated as a function of both temperature 
and electric field following the expression [64]:  
Equation 4.29: 
)(
)(
1
)(
),(
Tv
T
T
Tv
sat





 
 
Figure 4.22. (a) Simulated total and drift currents, electric field, (b) Joule heat (JH), 
thermoelectric heat (TH) and temperature profiles along a 10
19
 cm
-3
 doped 2.5 µm long x-Si wire 
under 9 V, 1 µs pulse for two cases: with and without velocity saturation. These profiles 
correspond to a time step at which the maximum temperature on the wire is 1600 K. The peak 
temperature location is indicated with a green dot, shifted from the wire center by 154 nm for 
both cases. Vertical lines indicate the wire ends. 
Figure 4.21c shows the calculated electron velocity as a function of field for various 
temperatures. Increasing temperature results in a shift in velocity vs. field curves towards higher 
fields and decrease in saturation velocity. The average velocity is plotted up to the Si breakdown 
field (30 V/µm), even though the field on the simulated wires (< 3 V/µm) under microsecond 
voltage pulses is smaller than the breakdown limit. 
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Figure 4.22 shows simulation results of a 10
19
 cm
-3
 doped n-type x-Si wire (L: 2.5 µm) under 
a 9 V, 1 µs pulse for the peak temperature of 1600 K. The total current density is constant along 
the wire for both cases; however it is smaller for the case with velocity saturation. The drift 
current varies along the wire to compensate for the varying diffusion and Seebeck currents for 
both cases. For the case with velocity saturation the electric field at the wire ends is larger and 
more asymmetric (being larger on the lower potential end) albeit the lower drift current. As a 
result the Joule heating is larger and more asymmetric. However, the thermoelectric heat is 
smaller due to lower total current. The total asymmetry in the simulated temperature profiles with 
and without velocity saturation is very similar. Velocity saturation at high fields is neglected in 
the numerical modeling of the nc-Si wires due to lack of velocity vs. field characterization of the 
nc-Si films. 
4.5 Analysis of the effect of the S-T curve on the asymmetric self-heating 
Calculated and extrapolated experimental S-T curves (Figure 4.2d) are used to analyze the 
effect of S-T curve on the asymmetry of the temperature profiles. The diffusion current is 
included in both cases. Figure 4.23 shows simulation results for both S-T curves. The asymmetric 
Joule heating for both cases is very similar (Figure 4.23b). However, the thermoelectric heat is 
larger for the case with extrapolated S-T curve owing to its steeper slope at high temperatures, 
resulting in a larger asymmetry in the temperature profile (Figure 4.23c). The asymmetry in the 
temperature profile is more visible at the end of the voltage pulse (Figure 4.23d,e). 
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Figure 4.23. Simulation results: (a) diffusion, thermoelectric and drift current, (b) electric field 
(E), Joule heating (JH) and thermoelectric heat (TH) and (c) temperature profiles along the 2.5 
µm long wire for the peak temperature of 1600 K (t: 111 ns) during the 25 V, 1 µs pulse. The 
shift in the peak temperature location for each case is shown in (c). Vertical dashed lines indicate 
the wire ends. The simulations include diffusion current and thermoelectric effects using either 
calculated or extrapolated S-T curve. (d) Temperature distributions on the wire at the end of the 
voltage pulse for both cases. Melting regions (T> 1690 K) on the wire are shown white. 
4.6 Comparison of simulation and experimental results 
4.6.1 Microsecond voltage pulse experiments 
Figure 4.24 shows SEM images of partially crystallized n-type wires and corresponding 
simulation results using the extrapolated S-T curve (Figure 4.2). The pulse amplitude of the 
simulated wires is adjusted to match experimental and simulated current levels which are ~1-1.5 
mA. The simulations results show that the hottest spot shifts towards the outlet (higher potential 
end) at the beginning of the pulse for peak temperatures smaller than 1300 K, then it shifts 
towards the inlet (lower potential end) as the peak temperature further increases and due to the 
change in behavior of S(T) characteristics of the material (Figure 4.25). Asymmetry in the hottest 
spot location just before the wire reaches the melting temperature results in asymmetric melting 
of the wire. At the end of the 1 µs pulse, nearly half lengths of the wires start melting on the inlet 
sides, in good agreement with the experimental results. 
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Figure 4.24. (a-d) SEM images of partially crystallized, n-type, suspended wires after 30 V, 1 µs 
pulse with corresponding simulation results below. Melting regions (T>1690 K) are shown white. 
Figure 4.25a-c show the transient response of two simulated wires (L: 1 and 2.5 µm), 
including diffusion current and using the extrapolated S-T curve. Peak temperature, scaled shift in 
the peak temperature location (x/L) and fraction of the melting region (Lmolten/L) are plotted 
during the pulse. Evolution of peak temperature (Figure 4.25a) and fraction of the melting region 
(Figure 4.25c) show that the longer wire starts melting earlier. This is attributed to a better heat 
confinement on the longer wire due to retarded heat transfer towards the cooler contact pads. 
Current through the longer wire is smaller at the beginning of the pulse owing to the larger 
resistance (Figure 4.25a). Towards the end of the pulse the current on both wires is approximately 
the same due to melting of the wires, hence significant reduction of the resistance of the wires. 
Scaled shift in the hottest spot location is larger for the shorter wire (Figure 4.25b) due to the 
larger temperature gradient. The hottest spot on the wire is assumed to be the middle of the 
melting region once the wire starts melting. The center of the melting region does not shift 
significantly while the melting region widens during the pulse for the longer wire; however it 
further shifts towards the lower potential end for the shorter one. Figure 4.25d shows temperature 
profiles on the 2.5 µm long wire during heating, in 10 ns intervals, up to the onset of melting. The 
location of the peak temperature (shown with the red curve) shifts towards the higher potential 
1690 K
300 K
L: 2.5 µm L: 2 µm L: 1.5 µm L: 1 µm(d)(a) (b) (c)
x-Si
1 µm
I
nc-Si
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end at the beginning (T < 1300 K), due to increase of the magnitude of S(T) with increasing T at 
lower temperatures, then it starts shifting towards the lower potential end, due to decrease of S(T) 
magnitude with increasing T at high temperatures. 
Figure 4.25e shows simulated temperature profiles for two example wires - one as in the 
experiments (LxWxt: 2.5x0.54x0.05 µm
3
) and a second, 10x larger wire (LxWxt: and 25x5.4x0.5 
µm
3
) - during a 1 µs voltage pulse (for the same J ~ 3.6 MA/cm
2
) for the peak temperature of 
1680 K. The shift in the peak temperature location is negligibly small for the larger wire (L: 25 
µm) showing that thermoelectric transport in self-heating of homogeneous structures becomes 
important at small sizes, when large temperature gradients are established. 
 
Figure 4.25. Simulated (a) peak temperature and current, (b) scaled shift in the hottest spot 
location (Δx/L), and (c) fraction of the melting region (LMolten/L) for the wires with length 1 and 
2.5 µm during a 25 V, 1 µs pulse. (D) Temperature profiles across the 2.5 µm long wire with 10 
ns time steps. Red line shows the location of the peak temperature. Vertical dashed lines indicate 
the wire ends. (e) Temperature profiles across the wires with dimensions (LxWxt) of 2.5 x 0.54 x 
0.05 µm
3
 and 25 x 5.4 x 0.5 µm
3
 for the peak temperature of ~1680 K. Peak temperature locations 
are indicated with dots. Current direction during the pulses is as indicated. The vertical dashed 
line indicates the wire center. Notice that the position-x is scaled by the respective wire lengths. 
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4.6.2 Light emission from wires under AC bias 
The light emission from the self-heated wires is expected to be due to black-body 
radiation [18]. Black body radiation (energy per unit volume per wavelength) as a function of 
wavelength for different temperature is given by the Planck radiation formula: 
Equation 4.30: 
1
18
),(
/5 

kThce
hc
TE


  
Where h is the Planck’s constant, c is the speed of light, λ is the wavelength. Figure 4.26 
shows radiated black-body energy as a function of wavelength for high temperatures and the 
temperature range of interest (300 to 1690 K). The peak radiation wavelength is in infrared region 
for the temperatures that the wires reach.  
 
Figure 4.26. (a) Radiated black-body energy as a function of wavelength for T from 1000 to 6000 
K and (b) in the visible wavelength range for T from 1000 to 1680 K with 20 K steps. 
The total energy radiated from the wires at temperature T is calculated by integrating 
Equation 4.30 multiplied by emissivity of the wires,ε(λ,T), in the visible range [18]:  
Equation 4.31: 

dTETTE  ),(),()(
 
Emissivity of the wires is assumed to be constant since it changes only very slightly 
throughout the visible range for silicon [65].  
Figure 4.27a shows the radiated energy (E(T)) per volume from the wires in the visible 
wavelength range. This energy is interpreted as the glow intensity acquired from the wire videos. 
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If we assume the highest glow intensity on the wire is a result of melting temperature of silicon 
(T=1690 K), 1300 K causes a glow intensity of 1/20
th
 of the maximum intensity. A 4
th
 order 
polynomial function is fit to acquire an analytical expression for E(T). The fit function is not valid 
for T < 1150 K, at which no significant glow is expected from the wires. The fitted E(T) function 
is: 5.05806x10
-4
-1.71585x10
-6
T+2.18202x10
-9
T
2 
- 1.23425x10
-12
T
3
+2.62376x10
-16
T
4
 (J/m
3
). 
The fit function is not a function of T
4
 only, like Stefan-Boltzmann equation, but it has all 
orders up to T
4
. This is attributed to integration of E(λ,T) only in the visible wavelength range. 
Figure 4.27b shows simulated temperature profile along a 2.5 μm long, suspended, n-type wire 
showing ~40 nm shift in the hottest spot location and glow intensity plot calculated using the fit 
function. The glow intensity looks sharper than the temperature profile, owing to its polynomial 
dependence on temperature. 
 
Figure 4.27. (a) Radiated energy per volume as a function of temperature in the visible 
wavelength range. Red line is polynomial fit (up to 4
th
 order). (b) Simulated temperature profile 
on a 2.5 μm long wire and calculated glow intensity. Dashed lines indicate the wire ends. 
Resolution of optical microscopes is limited by the wavelength of light and the numerical 
aperture of the lens as given by the Abbe equation [66]: 
Equation 4.32: 
NA

 61.0  
Where δ is the resolution, λ is the wavelength of the light and NA is the numerical 
aperture of the lens. Although the resolution of the optical system is on the order of the 
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wavelength of the light used, objects smaller than the resolution can still be detected but not 
resolved very well. The resolution of our 50x optical setup is 1.11λ, which is comparable to the 
widths of the wires (~0.5 µm).  
If the distance between any two point light sources under microscope is smaller than the 
resolution of the system, the light emitted from these sources overlaps and looks like a large 
bright point rather than two individual points. Hence, in order to account for this effect 
(resolution limit) the glowing wires are modeled as a chain of many small light sources (1 nm 
wide) with Gaussian intensity profiles (Figure 4.28): 
Equation 4.33: 
2
2
2
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)( 
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Gaussian e
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

  
Here xcenter is the point where the Gaussian profile is evaluated, I(xcenter) is the black-body 
radiation from that point, E(T), and ζ is the standard deviation of the Gaussian profile. The 
intensity profiles from each point source are summed and scaled to have the same peak intensity 
as the experimental profile. 
 
 
 
Figure 4.28. Illustration of 4 nm section of a wire with increasing temperature and Gaussian 
intensity profiles for each 1 nm wide section. 
1 nm
THTL
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Total (summed) intensity profiles using different standard deviations are compared to an 
experimental intensity profile along the width of a glowing wire in Figure 4.29. The best fitting 
calculation is observed when ζ is chosen as the resolution of the optical system, δ. Hence δ is 
used as ζ for the rest of the calculations. 
Figure 4.30 shows the light intensity profiles of the n-type wire seen in Figure 3.7 for 
both current directions and the simulated light intensity profiles for the same current levels (I ~ 
0.9 mA). The simulated peak temperature on the wire is 1640 K for this current level, close to the 
melting temperature. The simulated intensity is scaled to have the same magnitude as the 
experimental light intensity (arbitrary units) to compare the asymmetric experimental and 
simulated profiles. Simulation results for the direction and magnitude of the shift in the hottest 
spot on the light emitting n-type wire are in good agreement with the experimental profiles. Based 
on the current levels, the glowing temperatures are expected to be close to the melting 
temperature, hence the shift direction is the same as in the pulse experiments and determined by 
the decrease of magnitude of S with temperature that occurs at high temperatures. 
 
 
 
Figure 4.29. Calculated glow intensities for various standard deviations of individual Gaussian 
light profiles for 1 nm wide light sources on the wire, and the experimental glow intensity profile 
along the wire width. 
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Figure 4.30. Averaged light intensity profiles along the n-type wire (from wafer U13) for each 
direction of current compared to simulated light intensity profiles. 
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5 Conclusion 
Nanocrystalline Si microwires are self-heated through microsecond voltage pulses or 
DC/AC signals to study crystallization and thermoelectric effects on the wires. SEM images show 
very smooth wire surfaces after the wires are self-heated through high amplitude, short-duration 
voltage pulses, compared to their as-fabricated nanocrystalline texture. Current through the wires 
shows non-linear changes during the pulse. Minimum resistivity of the wires, calculated from I-V 
characteristics during the voltage pulse, matches with previously reported liquid silicon resistivity 
values. The post-pulse resistivity of the wires is typically 4 times smaller than their as-fabricated 
values. When a load resistor is used to limit the current during a microsecond voltage pulse, 
phase-change oscillations are achieved.  
Significant reduction in resistivity and TEM analysis of a section of a pulsed, suspended 
wire indicate crystallization of the wires upon resolidification, with growth of large single crystal 
domains. Resolidification of the wires starts from the two ends of the wire and the resolidified 
regions meet in the middle. Two crystalline domains are expected to form in presence of a strong 
lateral thermal gradient if the wire is narrower than the thermodynamically favored grain size. 
These results indicate that crystallization of patterned micro/nano-structures through voltage 
pulse induced self-heating can be a viable crystallization approach, compatible with a variety of 
substrates.  
The high current densities (1-10 MA/cm
2
) and temperature gradients (~ 1 K/nm) reached 
along the wires result in strong thermoelectric effects as observed through asymmetric heating of 
the wires. These thermoelectric effects are analyzed through capture of asymmetric light emission 
from both n- and p-type wires during slow voltage sweeps and low-frequency AC signals. The 
hottest spot is always closer to the lower potential end for n-type wires and closer to the higher 
potential end for p-type wires. Low-frequency AC voltage applied to the wires results in 
alternating location of the hottest spot, confirming the thermoelectric nature of the observed 
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asymmetric self-heating, rather than being due to any asymmetric geometrical or thermal 
boundary condition.  
Numerical modeling of the wires including linear thermoelectric transport and 
temperature dependent material physical parameters shows good agreement with the experimental 
observations and clarifies the details of the thermoelectric contributions. The specific behavior of 
the temperature dependent Peltier coefficient, П, of the material is the dominant effect in the 
resulting asymmetric temperature profiles. The larger the temperature gradients and the steeper 
П(T) variations, the more asymmetric heating is expected. The large temperature gradients 
involved, ~ 1 K/nm, are expected to result in significant ballistic contributions to the thermal 
transport, which are captured in an effective thermal conductivity extracted from current-voltage 
characteristics together with numerical modeling.  
These results and methods to understand thermoelectric transport under the large 
temperature gradients that occur at small-scales are relevant to various devices and applications 
such as phase-change memory devices, micro-thermoelectric energy conversion devices, or 
materials processing techniques that use localized heating or high electrical current densities. 
Further studies on such devices where even larger temperature gradients can occur (up to ~ 10 
K/nm in phase-change memory devices) can lead to new findings on non-linear thermoelectric 
transport regime which is expected under extreme temperature gradients.  
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6 Appendix 
6.1 Details of fabrication process 
Fabrication of the wires was carried out at Cornell Nanoscience and Technology Facility 
(CNF). Table 6.1 shows the list of the wafers/films used for this work.  
Table 6.1. List of the wafers used in this work and layer/pattern information. 
 
 
Wafer 
Oxide 
thickness 
(nm) 
Film type 
and 
thickness 
(nm) 
 
Mask 
set 
 
Final condition 
OW 750 n+, 55 1
st
  Large contact pads, no metal extensions 
U3 550 p+, 130 2
nd
  Large structures, no metal extensions 
U7 ~590 n+/p+, 
80/130 
3
rd
  Partly suspended bilayer wires, metal: 
Ti/Al 
U8 ~590 p+, 123 3
rd
  Wires are oxide, metal: Ti/Ni 
U9 ~590 p+, 133 2
nd
  Large structures, no metal extensions 
U10 ~590 p+, 130 3
rd
  Partly suspended wires, metal: Ti/Al 
U13 ~590 n+, 79 3
rd
  Wires are on oxide, metal: Ti/Ni 
U14 ~590 n+, 79  Blanket film 
W4 ~270 p+, 23 3
rd
  Wires on oxide, metalized back side  
W5 ~270 p+, 23  Blanket film 
W6 ~280 p+, 31 3
rd
 Wires on oxide, metalized back side 
W7 ~280 p+, 31  Blanket film 
W8 ~280 p+, 52 3
rd
 Wires on oxide, metalized back side 
W9 ~280 p+, 52  Blanket film 
W10 ~280 p+, 52  Blanket film 
 
Design Layout 
Layout design of the wires has three generations. First design, done by Ali Gokirmak and 
Nathan Henry in 2006, has wires ranging from 50 to 440 nm in width and 0.5 to 4.5 μm in length. 
This design is transferred on an n-type film (t: 55 nm) deposited on a thermally oxidized (~750 
nm) wafer at 580 C (OW in Table 6.1). Actual wire widths, however, came out to be larger than 
the design dimensions. The difference between the design and actual width is ~220 nm for long 
and wide wires. Mustafa Akbulut designed the 2
nd
 generation of layout including metal 
extensions reaching the nc-Si pads (Figure 6.1). This design has irregular wires in addition to 
regular wire arrays. This design is transferred as 5 times larger on the wafers (wafers U3 and U9). 
The final design has the same wires of 2
nd
 design arranged in a different way. A comparison of 
2
nd
 and 3
rd
 designs is shown in Figure 6.2. 
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Figure 6.1. (a) Complete die in the 2
nd
 generation design, blue layer shows metal contacts. Big 
metal pads at the top and bottom are intended for in-situ TEM measurements. (b) Close-up view 
of the silicon wire region. (c) Close-up view of an array of same length (L: 5.5 μm) wires. 
 
 
 
 
Figure 6.2. (a) 2
nd
 and (3
rd
) generation wire design with lengths indicated. In each array, wire 
length is constant and width ranges from 490 to 100 nm. Not patterned (white) region is silicon. 
(a) (b) (c)
(a) L: 4.0 μm
L: 0.5 μm
L: 1.0 μm
L: 1.5 μm
L: 2.0 μm
L: 2.5 μm
L: 3.0 μm
L: 3.5 μm
L: 4.0 μm
L: 4.5 μm
L: 5.0 μm
L: 4.0 μm
L: 5.5 μm (1/2)
L: 1.5 μm (1/2)
L: 1.5 μm (2/2)
Irregular (1/4)
Irregular (2/4)
Irregular (3/4)
Irregular (4/4)
L: 5.5 μm (2/2)
L: 4.0 μm
L: 0.5 μm
L: 1.0 μm
L: 1.5 μm
L: 2.0 μm
L: 2.5 μm
L: 3.0 μm
L: 3.5 μm
L: 4.0 μm
L: 4.5 μm
L: 5.0 μm
L: 5.5 μm
Irregular (1/2)
Irregular (2/2)
L: 4.0 μm
(b)
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Oxide growth 
 Substrate: p-type (U-series), n++ (W-series). 
 Recipe: Wet oxide with no HCl. 
 Duration: 120 minutes (for U-series). 
 Temperature: 900 C (initial), 1000 C (final). 
Nanocrystalline silicon deposition 
p-type film deposition settings:  
 Dopant: Boron. 
 Temperature: 560 C (U-series wafers), 500 C (W-series wafers). 
 Duration: 60 minutes 
 Pressure: 150 mTorr. 
n-type film deposition settings:  
 Dopant: Phosphorus. 
 Temperature: 600 C. 
 Duration: 40 minutes 
 Pressure: 150 mTorr. 
Photolithography 
 P-20 spinning for better adhesion between oxide and photoresist. 
 620-7i photoresist spinning with spinner speed of 4000 rpm and acceleration of 100 R/s 
for 60 seconds. 
 Pre-bake at 90 C for 75 seconds. 
 Wafers first were overexposed for 0.36 seconds under the 5x auto-stepper and then they 
were exposed for 0.15 seconds (based on exposure matrix result on U10) with x-step: 
12.7 mm and y-step: 13.5 mm. 
 Frame mask (light green layer in Figure 6.1b) was exposed 0.2 seconds with shifts 3 μm 
in x and -120 μm in y-direction, since wire mask is exposed 180 degrees rotated. 
 Post bake at 115 C for 60 C. 
 Photoresist development using 300 MIF and descumming with three 1- second pulses 
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Reactive ion etching  
 CF4 etch. Duration and over-etch depth of the films: U7 (10 minutes, 30 nm), U8 (6 min, 
14 nm), U10 (6 minutes, 10 nm). W4 (1.5 min, 32 nm), W6 (1.5 min, 10 nm), W8 (9 min, 
110 nm). 
Buffered oxide etch (BOE)  
 U7 and U10 are dipped in 6:1 BOE (etch rate: 100nm/min). 220 nm silicon oxide was 
removed.  
Metal evaporation and lift-off  
 LOR10a spinning at 3000 rpm (U-series) or 4000 rpm (W-series and U7 and U10) and 
baking at 160 C (U-series) or 150 C (W-series, U7, U10) for 5 min. 
 897-12i spinning at 4000 rpm and baking at 90 C for 1.5 min (W1 has only 12i resist, no 
LOR) 
 Metal features were exposed for 0.8 seconds (U-series) or 1.2 seconds (W-series, U7 and 
U10) under 5x-auto stepper. Metal mask was loaded 180 degrees shifted due to prior 
exposing error. 
 Photoresist development, descumming and 6:1 BOE dipping for 20 seconds 
 255 nm Ti and 58 nm Ni (U-series) or 200 nm Ti and 545 nm Al (W-series, U7 and U10) 
were evaporated. Ti and Ni were evaporated by e-beam, while Al was evaporated 
thermally. 
 153 nm Ti and 200 nm Al evaporated on the back of W4, W6 and W8. 
 Photoresist was lifted off using solvent 1165. 
 Metal could not be lifted off on some dies of W-series, U10 and U7 due to thick metal.  
 W1, W4, W6, W8, U7 and U10 were annealed at 400 C in the annealing tube. 
Measuring metal extension resistance 
Resistance of Ti/Ni and Ti/Al metal extensions are measured as 0.695 and 0.067 Ω/µm, 
respectively, and calculated for each wire (Table 6.2) which need to be taken into account while 
calculating for the wire resistance.  
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Table 6.2. Calculated resistance of metal extensions.  
Design 
Width 
(nm) 
LWire (µm): 0.5,1,2.5,4,5.5 LWire (µm): 1.5,2,3,3.5,4.5,5 TEM rows 
  
L(µm) 
R(Ω)   
L(µm) 
R(Ω)  
L µm) 
R(Ω) 
Ti/Ni Ti/Al Ti/Ni Ti/Al Ti/Ni Ti/Al 
490/100 200 140 10 251 174 17 12019 8353 801 
480/110 386 270 30 364 253 24 12660 8799 844 
470/120 572 400 40  482 335 32 13299 9243 887 
460/130 762 530 50  595 414 40 13945 9692 930 
450/140 910 630 60  688 478 46 14575 10130 972 
440/150 1058 740 70  783 544 52 15134 10518 1009 
430/160 1206 840 80  877 610 59 14764 10261 984 
420/170 1354 940 90  970 674 65 14405 10011 960 
410/180 1502 1040 100. 1062 738 71 14048 9763 937 
400/190 1650 1150 110 1158 805 78 13674 9503 912 
390/200 1798 1250 120 1253 871 84 13320 9257 888 
380/210 1946 1350 130  1342 933 90 12962 9009 864 
370/220 2094 1460 140 1440 1001 96 12602 8758 840 
360/230 2242 1560 150 1533 1065 103 12239 8506 816 
350/240 2390 1660 160  1627 1131 109 11885 8260 792 
340/250 2538 1760 170 1722 1197 115 11522 8008 768 
330/260 2686 1870 180  1815 1261 122 11163 7758 744 
320/270 2834 1970 190  1907 1325 128 10811 7514 721 
310/280 2982 2070 200  2003 1392 134 10451 7263 697 
300/290 3116 2170 210 2097 1457 140 10081 7006 672 
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6.2 Collinear 4-point probe electrical resistivity measurements  
Four-point probe measurements are performed to measure the room temperature 
resistivity of the films. The measurement procedure is as follows [17]: Two outer probes drive the 
electric current (I) and two inner probes measure the voltage difference (ΔV) while no current is 
flowing through the inner probes in order to eliminate the resistance associated with these probes 
(Figure 6.3). 
 
Figure 6.3. Cross section schematics of a typical wafer (not drawn to scale) and probe 
configuration.  
Resistivity (ρ) of a thin film sample is given in Equation 6.1 for the measurement 
configuration shown in Figure 6.3.  
Equation 6.1: )(
)2ln( I
Vt 


  
Where t is the film thickness. Equation 6.1 includes the correction factors associated with 
the ratio of sample thickness to separation (t/s), sample size, and distance to closest non-
conducting boundary. 
First correction factor accounts for the sample thickness. This correction factor is unity if 
the sample thickness to probe separation ratio (t/s) is larger than 3. However this is not the case 
for our thin films; in fact sample thickness, t (~120 nm), is much smaller than probe separation, s 
(~ 120 μm). In this case (t < s/2), the correction factor is approximated as t/2sln(2). 
A second correction factor takes the sample dimensions into account. This factor is unity 
if the sample is 40 times larger than the probe separation, s. The sample that is used for this 
measurement is a patterned film (Figure 6.4) and the smallest dimension of this rectangular 
patterned film is 4400 μm, thus the largest probe separation, s, has to be 110 μm (= 4400 μm /40) 
to use a unity correction factor.  
Thin film of nc-Si
SiO2
x-Si
I I
s s s
ΔV
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Figure 6.4. Layout design of the test site. Green, white, and blue layers indicate SiO2, nc-Si and 
metal (Ti/Ni), respectively.  
 
Probe separation, s, is determined by the known dimensions of the features in the design. 
The four probes were, first, placed in the middle of four metal contact pads apart by two metal 
pads (Figure 6.5a). This configuration provides 120 μm separations between the probes. The 
correction is assumed to be unity with 120 μm probe separation, although this separation is a little 
larger than maximum allowed distance, 110 μm. Once the probe separations are arranged, using 
known dimension of metal contact pads, the sample was moved to make contact with the middle 
of the rectangular nc-Si area (Figure 6.5b) while the probes lifted up.  
Third, and the last, correction factor accounts for the closest distance to a non-conducting 
(SiO2) boundary. This factor is also unity if this distance is at least four times larger than the 
probe separation, which is valid with arrangements of the probes in Figure 6.5b.  
D
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 #
 1
1
4400 μm
4700 μm
SiO2
nc-Si 
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Figure 6.5. (a) Probes arrangement on the metal pads. Blue features are metal extensions and 
contact pads. (b) Probes arrangement on nc-Si film. Separations (s) between the probes were 
preserved while they made contact with the nc-Si film. The distance between probes and any non-
conducting boundary is larger than 4s (480 μm). 
Initial I-V characteristics of the two outer probes on the p-type nc-Si film on wafer U8 
showed very non-linear behavior. The non-linear behavior is attributed to the native SiO2, grown 
on nc-Si. Thus, all contacts were annealed with large current levels (~10 mA) prior to four-point 
probe measurement. Voltage between the two outer probes is swept from 0 to 10 V, while the 
current through the two inner probes is set to zero. Current through outer probes (I) and voltage 
on the inner probes are monitored during the measurement. Figure 6.6 shows the voltage 
difference between the inner probes versus the current through outer probes. Slope of the linear fit 
line reveals ΔV/I ratio (Equation 6.1).  
 
Figure 6.6. Voltage difference (ΔV) between the inner probes as a function of the current (I) 
through the outer probes. Red line shows the linear regression.  
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Resistivity of nc-Si film is calculated accounting for errors associated with I-V 
characteristics and film thickness measurements. Uncertainty of a function of multiple 
parameters, e.g., f(x,y,z) is expressed in Equation 6.2 [67].  
Equation 6.2: 
222 )()()( z
z
f
y
y
f
x
x
f
f 








  
Where Δx, Δy and Δz are uncertainties in parameters x, y and z, respectively. Thus, 
Uncertainty in resistivity is calculated as shown in Equation 6.3. 
Equation 6.3: 22 )()(
)2ln(
RttR 

  
Where R is ΔV/I ratio and ΔR is error in slope of ΔV-I regression line. Uncertainty in film 
thickness measurement (Δt) is assumed to be 10 % of the film thickness, t. The resistivity of the 
film is calculated to be 11.2 ± 0.8 mΩ.cm. Adam Cywar mapped resistivity of wafers U8 (p-type, 
nc-Si) and U13 (n-type, nc-Si) as seen in Table 6.3 and calculated weighted average to be 12.88 ± 
0.26 and 22.95 ± 0.29 mΩ.cm, respectively. The weight factors for averaging multiple 
measurement results are calculated (Equation 6.4) using errors associated with each resistivity 
measurement. The weighted average and the error are calculated as shown in Equation 6.5 and 
Equation 6.6, respectively. 
Equation 6.4: 


1
iW  
Equation 6.5: 
)(
)(
i
ii
W
W




  
 Equation 6.6:  
)(
1
iW
  
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Table 6.3. Resistivity calculation on multiple points on wafers U8 and U13.  
 
Figure 6.7 shows resistivity maps of wafers W8 (thermally annealed several times) and 
W6 (as-fabricated). The silicon films on these wafers are expected to be amorphous because of 
low deposition temperature (500 C). 
 
 
 
Figure 6.7. Resistivity map on wafers W8 and W6. W8 is annealed multiple times using induction 
heater. 
Wafer Resistivity (Ω-cm) Resistivity Error (Ω-cm)
U8 (p-type) 1.000E-02 1.00E-03
U8 (p-type) 1.585E-02 1.58E-03
U8 (p-type) 1.680E-02 1.68E-03
U8 (p-type) 1.676E-02 1.68E-03
U8 (p-type) 1.427E-02 1.43E-03
U8 (p-type) 1.422E-02 1.42E-03
U8 (p-type) 1.170E-02 1.17E-03
U8 (p-type) 1.159E-02 1.16E-03
U8 (p-type) 9.235E-03 9.23E-04
U8 (p-type) 9.244E-03 9.24E-04
U13 (n-type) 2.288E-02 2.29E-03
U13 (n-type) 2.269E-02 2.27E-03
U13 (n-type) 2.292E-02 2.29E-03
U13 (n-type) 2.292E-02 2.29E-03
U13 (n-type) 2.259E-02 2.26E-03
U13 (n-type) 2.281E-02 2.28E-03
U13 (n-type) 2.337E-02 2.34E-03
U13 (n-type) 2.346E-02 2.35E-03
19.9 Ω.cm
18.7 Ω.cm
17.5 Ω.cm
14.2 Ω.cm
21.9 Ω.cm
20.6 Ω.cm 11.1 Ω.cm
8.4 Ω.cm
W8
132.5 Ω.cm
172.8 Ω.cm81.7 Ω.cm
144.7 Ω.cm 169.5 Ω.cm
98.3 Ω.cm
202.9 Ω.cm
W6
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6.3 Hall measurements 
Van der Pauw electrical resistivity measurements 
Sheet resistance, hence resistivity, measurements are a prerequisite for Hall 
measurements. Both resistivity and Hall measurements are performed following van der Pauw 
method [68], since this method accounts for samples with arbitrary shape and size. The van der 
Pauw resistivity measurement technique includes forcing current between any two-neighboring 
contacts while sensing the voltage difference between the other two contacts. A resistance is 
calculated using forced current and sensed voltage. This measurement is repeated using another 
pair of neighboring contacts one of those being used for the previous measurement to calculate 
the sheet resistance of the sample. One way of performing the described method is illustrated in 
Figure 6.8a.  
 
Figure 6.8. Cartoon illustration of van der Paw resistivity measurements and geometry correction 
factor (f) as a function of ratio of the resistances measured using van der Pauw technique [68]. 
The sheet resistance of the film is formulated as the average of these two resistances, 
multiplied by a constant and a geometry correction factor (f).  
Equation 6.7:  )
2
(
2ln
14,2343,12 RRf
t
RSheet



 
If the sample and the contacts’ locations are perfectly symmetric with respect to the 
center of the sample, ratio of the two resistances, hence f becomes unity. If this ratio is not unity, f 
can be looked up for a given ratio (Figure 6.8b). Although the method is described as single point 
measurements of current and voltage, sweeping current in a range while monitoring voltage 
would produce more reliable results. A non-linear V-I curve suggests a problem with the 
electrical contacts. 
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Figure 6.9. V-I characteristics of a p-type x-Si wafer for measurement configurations seen in 
Figure 6.8a. Red lines show the linear regression.  
Resistance of a 500 µm thick, p-type, single crystalline silicon wafer is measured 
following the van der Pauw method described above. The V-I characteristics for both 
measurements are seen in Figure 6.9. Linear characteristics suggest good contacts. V-I 
characteristics for the second configuration (Figure 6.9) is deviating from the linear trend seen in 
the low voltage range, thus a linear regression line is fitted to the linear V-I region. Resistances of 
the sample for both configurations are extracted as the slopes of the fit lines. Ratio of the 
extracted resistances is 2.1, which makes the geometry correction factor, f, 0.95 (Figure 6.8). 
Sheet resistance of the sample using the average of the resistances and the correction factor is 
calculated as 147.6 Ω (=
2
)(
95.0
2ln
Ω 22.3Ω 46.3 


). Resistivity of the sample is 
calculated as 7.38 Ω.cm (=
SheetRt  =147.6 Ω x 500 µm), using the wafer thickness (t) of 500 
µm. This value is in the resistivity range provided by the vendor (5-10 Ω.cm).  
Van der Pauw Hall measurements 
The Hall voltage measurement on van der Pauw samples are performed as current (I13) is 
applied diagonally and voltage difference between the other two contacts (V24) is monitored 
(Figure 6.10).  
 
Figure 6.10. (a) Illustration of Hall voltage measurement method on a van der Pauw sample. 
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Figure 6.10 shows the positive magnetic field direction for the given electric current 
direction. The Hall voltage is calculated as half of the difference between the voltage readings for 
positive and negative magnetics fields (Equation 6.8).  
Equation 6.8: 
2
13,2413,24
 

BB
H
VV
V  
The subtraction of the measured voltages eliminates the offset voltage which is caused by 
asymmetry of the sample or contacts’ locations. The sign of the hall voltage determines the major 
carrier type of the sample, being negative for electrons and positive for holes. Carrier density of 
the sample is given by: 
Equation 6.9: 
etV
IB
p ,n
H 


||
 
Where B is the magnetic field, t is the sample thickness, and e is electron charge. Current 
is varied (swept) instead of performing single point measurement. Number of carriers, (n, p) 
becomes, after VH is substituted in terms of measured voltages (V24,13) : 
Equation 6.10:
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Hence, difference of V-I characteristic slopes are inputted to the carrier density 
expression. V-I characteristics for positive and negative directions are shown in Figure 6.11. 
Difference of the V-I characteristic slopes is extracted as +3.5 Ω (=-23.7 Ω - (-27.2 Ω)). The 
positive sign indicates major carriers are holes. Using 0.3 T of magnetic field and 500 µm wafer 
thickness; the electron density is calculated as 2.1x10
21
 m
-3
 (2 x 0.3 T/(500 µm x 1.6x10
-19
 C x 3.5 
Ω)), which is 2.1x1015 in cm-3. This result is in agreement with expected carrier density of 
1.9x10
15
 cm
-3
 for p-type x-Si with resistivity of 7 Ω.cm.  
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Figure 6.11. Hall voltage measurement for positive and negative magnetic field directions on the 
p-type x-Si wafer. 
Hall mobility is calculated using the measured sheet resistance and carrier density. 
Conductivity, in terms of mobility and carrier density, can be expressed as: 
Equation 6.11: 

 ne
Rt Sheet


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11
 
Therefore, mobility is:  
Equation 6.12: 
SheetRten 

1
  
Substituting carrier density in this expression results in:  
Equation 6.13: 
Sheet
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H
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|||| 13,2413,24
   
Hall mobility of the sample is calculated as 395 cm
2
/V
-1
s
-1
, which is also close to the 
expected value of 460 cm
2
/V.s, as obtained for p-type silicon with resistivity of 7 Ω.cm. The 
discrepancy between the expected and Hall mobilities might be due to the assumption of unity 
Hall scattering factor. 
Hall measurements are performed on a blanket n-type nc-Si film (U14) with graphite 
contacts. Resistance (V/I) versus voltage (R-V) characteristics of the sample for both direction of 
magnetic field are seen in Figure 6.12. The R-V curves are averages of 3 measurements in each 
magnetic field direction. The magnetic field is alternated after each measurement to ensure the 
changes in R-V characteristics are not a result of movement of the electrical contacts, which could 
be an issue especially when contacts are made directly on the films. The mean and standard 
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deviation of the ratio of Hall voltage to current (VH/I) is calculated as -0.9 ± 0.3 Ω in the steady 
region of the curves (V13: -10 to 5 V in Figure 6.12). The negative sign indicates that majority 
carriers are electrons. Sheet resistance of the sample is measured as 2.89 kΩ with less than 5% 
inaccuracy. The resistivity of the sample is calculated as 23.1 ± 2.3 mΩ.cm, using film thickness 
of 80 nm and assuming 10% inaccuracy in the thickness measurement. Electron carrier density 
and Hall mobility of the sample are calculated as 6x10
19
 ± 2x10
19
 cm
-3
 and 4.4 ± 1.5 cm
2
/V
-1
s
-1
 
accounting for the inaccuracies in sheet resistance, Hall voltage and thickness measurements, and 
non-uniformity of the magnetic field across the sample (0.7± 0.05 T). 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 6.12. (a) R-V characteristics of the n-type nc-Si sample (from wafer U14). Inset shows 
cartoon schematics of the measurement setup. (b) Hall voltage, calculated as half of the difference 
between the curves seen in (a), as a function of swept voltage.  
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6.4 SEM images of wires on oxide biased with microsecond voltage pulses  
In addition to reports of microsecond pulsed Si wires on oxide in Section 2.2, more SEM 
images and electrical characterization of these wires are provided in this section.  
 
 
 
Figure 6.13. (a - d) SEM images of p-type nc-Si wires on oxide (from wafer U8) with 1 µm 
length and shown design widths after single microsecond voltage pulses with indicated 
conditions. Current directions during the pulse are as indicated. (e - h) Applied voltage pulse and 
current through the wires. 
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Figure 6.14. (a - f) SEM images of p-type nc-Si wires on oxide (from wafer U8) with 2 µm length 
and shown design widths after single microsecond voltage pulses with indicated conditions. The 
wires had been pulsed with lower amplitude pulses prior to indicated pulses. Current directions 
during the pulse are as indicated. (g - l) Applied voltage pulse and current through the wires. 
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Figure 6.15. (a - d) SEM images of p-type nc-Si wires on oxide (from wafer U8) with 3 µm 
length and shown design widths after 15 V, 1 µs voltage pulses. The wires had been pulsed with 
lower amplitude pulses prior to indicated pulses. Current direction during the pulse is as 
indicated. (e) Currents through the wires during the voltage pulses. 
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Figure 6.16. (a - c) SEM images of p-type nc-Si wires on oxide (from wafer U8) with 3 µm length 
and shown design widths after 16 V, 1 µs voltage pulses. The wires in b) and c) had been pulsed 
with lower amplitude pulses prior to indicated pulses, hence flowing more current albeit their 
smaller width. Current direction during the pulse is as indicated. (d) Currents through the wires 
during the voltage pulses. 
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Figure 6.17. (a - c) SEM images of p-type nc-Si wires on oxide (from wafer U8) with 5 µm length 
and shown design widths after single microsecond voltage pulses with indicated conditions. The 
wires had been pulsed with lower amplitude pulses prior to indicated pulses. Current direction 
during the pulse is as indicated. (d) Currents through the wires during the voltage pulses. 
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Figure 6.18. (a,b) SEM images of p-type nc-Si wires on oxide (from wafer U8) with 5 µm length 
and shown design widths after 19 V, 1 µs voltage pulses. Current direction during the pulse is as 
indicated. Yellow dashed circle emphasizes the change in the metal contact tip (possibly 
evaporation of metal) due to filamentation. (c) Currents through the wires during the voltage 
pulses. 
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Figure 6.19. (a,b) SEM images of p-type nc-Si wires on oxide (from wafer U8) with 5 µm length 
and shown design widths after 19 V, 1 µs voltage pulses. The wires had been pulsed with lower 
amplitude pulses prior to indicated pulses. Current direction during the pulse is as indicated. 
Yellow dashed circle emphasizes the change in the metal contact tip (possibly evaporation of 
metal) due to filamentation. (c) Currents through the wires during the voltage pulses. 
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Figure 6.20. (a,b) SEM images of p-type nc-Si wires on oxide (from wafer U8) with 5.5 µm 
length and shown design widths after 20 V, 1 µs voltage pulses. Current direction during the 
pulse is as indicated. Yellow dashed circle emphasizes the change in the metal contact tip 
(possibly evaporation of metal) due to filamentation. (c) Currents through the wires during the 
voltage pulses. 
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Figure 6.21. (a - d) SEM images of very narrow p-type nc-Si wires on oxide (from wafer U8) 
with 5.5 µm length and shown design widths after 30 V, 1 µs voltage pulses. Current direction 
during the pulse is as indicated. Applied voltage pulse and current through the wires are shown 
next to the wires. Notice that the narrow wires break in a short amount of time. 
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Figure 6.22. (a) Applied voltage pulse and current through a p-type nc-Si wire on oxide (from 
wafer U8) with 4 µm length and 410 nm design width for 3 consecutive pulses. (b) Room 
temperature I-V characteristics and resistance of the wire before and after the voltage pulses. 
Although this wire is not imaged under SEM, only filament formations on the Si pads are 
expected due to only one sudden jump in the first I-t curve. 
p-type wires on oxide (from wafer U8, Die 18) were pulsed to extract the liquid silicon 
resistivity. Although most of the wires broke at the end of the voltage pulse, some survived which 
enabled resistance comparison before and after the pulse. Figure 6.23 shows resistances of wires 
as functions of wire length for various design widths before and after the voltage pulses. 
Conductance of the Si wires improved by a factor of ~4 after the voltage pulses. 
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Figure 6.23. Resistance as a function of wire length for p-type wires on oxide (from wafer U8) 
with design widths ranging from 480 to 380 nm. Silicon contact pad resistance (RC) is found to be 
in the range of 4.53 - 3.90 kΩ before the voltage pulse. RC reduces to 0.63- 1.05 kΩ after pulse. 
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Microsecond voltage pulsing of parallel wires  
Multiple wires connected in parallel and sharing a common load resistor melt and break 
sequentially. Since no two wires have exactly the same resistance, the positive feedback 
introduced by the negative TCR of the starting material results in one of the wires to start driving 
more current, heating substantially and experience thermal runaway while the voltage on all wires 
is reduced until the wire with the largest current breaks. In this part, design layout of parallel 
wires and current through these structures under a microsecond voltage pulse are reported. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 6.24. Design of a 6-finger structure with 5 µm length, and 450 nm (two outer fingers) and 
350 nm (inner fingers) design width (from Wafer U8). Applied voltage pulse and current through 
the structure. Each current peak corresponds to melting and breaking of a finger. Top of the 
current peaks are cropped during the acquisition of the data. 
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Figure 6.25. Design of a 3-finger structure with 5 µm length, and 350 nm (outer fingers) and 250 
nm (inner finger) design width (from Wafer U8). Applied voltage pulse and current through the 
structure. Each current peak corresponds to melting and breaking of a finger. In the actual 
structure the middle finger does not appear due to its smaller width. 
 
 
 
 
 
 
 
Figure 6.26. Design of a 6-finger structure with 5 µm length, and 450 nm (two outer fingers) and 
350 nm (inner fingers) design width (from Wafer U8). Applied voltage pulse and current through 
the structure. Each current peak corresponds to melting and breaking of a finger.  
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Figure 6.27. Design of a 5-finger structure with 5 µm length, and 350 nm (outer and center 
fingers) and 250 nm (inner fingers) design width (from Wafer U8). Applied voltage pulse and 
current through the structure. Each current peak corresponds to melting and breaking of a finger. 
The actual structure has only the three wide fingers. 
 
 
 
 
 
 
Figure 6.28. Design of a 3-finger structure with 5 µm length, and 350 nm (outer fingers) and 250 
nm (inner finger) design width (from Wafer U8). Applied voltage pulse and current through the 
structure. Each current peak corresponds to melting and breaking of a finger. In the actual 
structure the narrow finger does not appear. 
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6.5 SEM images of suspended wires biased with microsecond voltage pulses 
In this section SEM images and electrical characterization of fully crystallized suspended 
wires are reported.  
 
Figure 6.29. SEM images of fully crystallized n-type wires (from OW) after 40 V, 1 µs voltage 
pulses. Wire lengths and initial/final room temperature resistances are as indicated.  
If suspended wires are stressed with a train of large number of voltage pulses, Si 
accumulation in the middle of the wire is observed under SEM, suggesting the wires melt and 
solidify while more liquid Si migrates towards the middle for each pulse (Figure 6.30). In these 
early measurements no oscilloscope data is acquired. Hence, neither the exact number of pulses 
nor the voltage/current waveforms are recorded. 
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Figure 6.30. SEM images of n-type suspended wires (L: 4.5 µm) (from OW) after a train of 
pulses (expected ~100) with indicated amplitudes. 
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Figure 6.31 to Figure 6.37 show crystallization results of large p-type wires (L: 20 µm) 
due to single microsecond voltage pulses.  
 
 
Figure 6.31. SEM image of an as-fabricated 20 µm-long p-type wire (from wafer U9). 
 
 
 
 
 
 
 
Figure 6.32. (a) SEM image of a broken, 20 μm long wire (from wafer U9) after 30 V, 1 μs 
voltage pulse. (b) I-t and V-t characteristics of the wire during the voltage pulse. (c,d) Close-up of 
the center and end of the wire. Scale bars indicate 200 nm. 
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Figure 6.33. (a) SEM image of a broken, 20 μm long wire (from wafer U9) after 25 V, 1 μs 
voltage pulse. (b) I-t and V-t characteristics of the wire during the voltage pulse. (c,d) Close-up of 
the wire ends. 
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Figure 6.34. (a) SEM image of a 20 μm long wire (from wafer U9) after 25 V, 1 μs voltage pulse. 
(b) I-t and V-t characteristics of the wire during the voltage pulse. (c-d) Close-up of the wire ends. 
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Figure 6.35. (a) SEM image of a 20 μm long wire (from wafer U9) after 25 V, 1 μs voltage pulse. 
(b) I-t and V-t characteristics of the wire during the voltage pulse. (c-d) Close-up of the wire ends. 
 
 
Figure 6.36. (a) SEM image of a 20 μm long wire (from wafer U9) after 35 V, 1 μs voltage pulse.  
I-t and V-t characteristics of the wire during the voltage pulse (inset). 
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Figure 6.37. (a) SEM image of a broken 20 μm long wire (from wafer U9) after 40 V, 1 μs 
voltage pulse. Wire is completely broken which reveals the underlying oxide mesa. Large voltage 
pulse results in filamentation on the contact pads. I-t and V-t characteristics of the wire during the 
voltage pulse (inset). I-t characteristics show two sudden jumps due to wire melting and 
filamentation. (b,c) Close-up of the wire ends. 
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6.6 SEM images of asymmetrically crystallized wires 
Some of the suspended n-type wires are pulsed using the circuit diagram seen in Figure 
6.38. In these experiments, all 4 channels of the oscilloscope are used with either 50 Ω or 1 MΩ 
termination. The current through the wire is dominated by the resistive current with 50 Ω 
termination and it is affected by the changes in the wire resistance, hence varying significantly 
throughout the pulse. On the other hand capacitive current dominates with the 1 MΩ termination, 
where current through the wire is less susceptible to wire resistance. Figure 6.39 to Figure 6.42 
show crystallization results of these wires. 
 
 
 
 
 
 
 
 
 
 
 
 
 
Figure 6.38. Circuit schematic of the experimental setup. VP, VM1, VM2, and VS are captured by the 
oscilloscope. RC1, RC2 and RSi are contact pad resistances on each side and silicon wire resistance, 
respectively. Parasitic capacitances, CCox, are introduced by the coaxial cables. 
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Figure 6.39. SEM images of pulsed wires (L: 4.5 µm) (from wafer OW) with indicated conditions 
using 1 MΩ termination. No V-t, I-t characteristics are acquired. 
 
 
 
 
 
 
 
Figure 6.40. SEM images of asymmetrically modified wires (L: 4.5 µm) (from wafer OW) after 
40 V, 1 µs pulses using 1 MΩ termination. 
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Figure 6.41. SEM images of pulsed wires (L: 4.5 µm) (from wafer OW) with indicated conditions 
using 50 Ω termination. 
 
 
 
 
 
Figure 6.42. SEM images of asymmetrically crystallized/modified n-type wires (from wafer OW) 
after 40 V, 1 µs pulses using 1 MΩ termination. Only two oscilloscope channels for VP and VS are 
used for this measurement. 
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Figure 6.43. SEM images of an n-type wire (from wafer OW) (a) before, (b) after a 22 V, 1 µs 
voltage pulse using 50 Ω termination. (c) V-t and I-t characteristics of the wire during the pulse. 
Only two oscilloscope channels for VP and VS are used for this measurement. 
 
 
 
 
 
500 1000 1500
0
5
10
15
20
25
0.0
0.5
1.0
1.5
2.0
 
V
P
u
ls
e 
(V
)
time (ns)
 I
 (
m
A
)
500 nm
I
(a) (b)
(c)
123 
 
6.7 Light emission from self-heated wires 
Different widths of 5.5 um long, p-type wires are biased with increasing voltage using an 
LCR-meter. Different integration times and averaging factors were used for this set of wires. 
Most of the wires are biased for long integration time and 4-averaging points which takes ~1 
second. However, the light intensity evolution curves showed that integration time has to be as 
short as possible to minimize the material change. At the same time, voltage steps must be small 
to increase the resolution in current measurement. 
Evolution of maximum light intensity (peak), electric current and peak intensity location 
on the wires are seen in following figures (Figure 6.44 to Figure 6.51). The light intensities along 
the wires increase over time and show sudden jumps within each voltage step, suggesting that the 
wire geometry and material change over time. Although maximum light intensity as function of 
electric current shows similar trends for wires of similar widths, such correlation is not very clear 
for peak locations (Figure 6.52). 
A slow measurement on a p-type wire resulted in two peaks with a large peak at the 
center and the other one close to the higher potential end (Figure 6.44). Slow measurements on 
other wires do not show such double peaks Narrow wires are very fragile and they glow for 
shorter durations. 
Actual widths of the wires are smaller than design dimensions (WD). All wires break 
during the electrical stress.  
 
Figure 6.44. (a) Light intensity evolution curves along a p-type wire on oxide (from wafer U8) for 
indicated current levels showing two peaks towards the end. The curves are smoothened using 
15-point adjacent averaging. Two consecutive curves are apart by 33 ms. (b) Peak light intensity 
and current on the wire as functions of time. 
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Figure 6.45. Excerpt frames for indicated current levels from the p-type wire (seen in Figure 
6.44). White dashed lines indicate the wire center. 
 
Figure 6.46. (a) Light intensity evolution curves along a p-type wire on oxide (from wafer U8) for 
indicated current levels. The curves are smoothened using 15-point adjacent averaging. Two 
consecutive curves are apart by 33 ms. (b) Peak light intensity, current (I) and peak temperature 
location (Δx) on the wire as functions of time. 
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Figure 6.47. Excerpt frames for indicated current levels from the p-type wire (seen in Figure 
6.46). White dashed lines indicate the wire center. 
 
 
 
 
 
Figure 6.48. (a) Light intensity evolution curves along a p-type wire on oxide (from wafer U8) for 
indicated current levels. The curves are smoothened using 15-point adjacent averaging. Two 
consecutive curves are apart by 33 ms. (b) Peak light intensity, current (I) and peak temperature 
location (Δx) on the wire as functions of time. 
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Figure 6.49. Excerpt frames for indicated current levels from the p-type wire (seen in Figure 
6.48). White dashed lines indicate the wire center. 
 
 
 
 
Figure 6.50. (a) Light intensity evolution curves along a p-type wire on oxide (from wafer U8) for 
indicated current levels. The integration time is small. The curves are smoothened using 15-point 
adjacent averaging. Two consecutive curves are apart by 33 ms. (b) Peak light intensity, current 
(I) and peak temperature location (Δx) on the wire as functions of time. The resulting asymmetry 
is smaller than those of other wires biased for longer times. 
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Figure 6.51. Excerpt frames for indicated current levels from the p-type wire (seen in Figure 
6.50). White dashed lines indicate the wire center. 
 
Figure 6.52. (a) Peak light intensity and (b) peak temperature location as functions of current for 
wires of various design widths. Error bars show standard deviation of the data averaged for a 
voltage step. 
Figure 6.53 shows the light intensity analysis on a suspended n-type wire biased with an 
AC signal with increasing amplitude. The light intensity increases with increasing current, 
however has significantly different amplitudes for opposite polarities of the same amplitude 
signal. This is attributed to asymmetric physical changes on the wire due to asymmetric self-
heating. 
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Figure 6.53. Light intensity profiles along a suspended n-type wire (from wafer U13) biased with 
an AC signal with increasing amplitude. (b) Light intensity profiles averaged within each half-
cycle of the AC signal. (c) Shift in the hottest spot and peak light intensity as functions of current. 
(d) SEM image of the wire after AC signal. 
 
Figure 6.54. Excerpt frames for indicated current levels and directions from the n-type wire seen 
in Figure 6.53.  
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6.8 MATLAB codes for data analysis and numerical calculations 
Table 6.4. MATLAB code to obtain EF vs. T curve for x-Si with ND doping density. The program 
returns Fermi level, band-gap, intrinsic carrier concentration, and electron/hole concentrations. 
Code is available at http://www.engr.uconn.edu/electron/ with the file name of EF.m. 
function [Stats]=EF(ND) 
k = 1.38e-23; % unit: m2*kg/s2/K 
h = 6.63e-34; % unit: m
2
*kg/s 
me = 1.08*9.11e-31; % effective mass of electron in silicon for DOS calculation, unit: kg 
D_Eg=-22.5*sqrt(ND/1e24)*1e-3; % band-gap change due to doping, in eV 
E1=(0:1e-3:5)*1.6e-19; % Integration range, unit: Joule 
DOS = 4*pi*(2*me)^1.5/h^3*sqrt(E1); % Density of states for electrons 
mh = 0.69*9.11e-31; % Average effective mass of hole in silicon for DOS calculation, unit: kg 
DOS2 = 4*pi*(2*mh)^1.5/h^3*sqrt(E1); % Density of states for holes 
T = 300:10:1690; % Temperature steps 
Fermi = (-0.55:0.2e-3:0.3)*1.6e-19; % Energy level range to seek EF 
n=zeros(max(size(T)),max(size(Fermi))); 
p=zeros(max(size(T)),max(size(Fermi))); 
for i = 1:1:max(size(T)); 
Eg(i)=((1.166+D_Eg)-4.73e-4*T(i)^2/(T(i)+636))*1.6e-19; %band-gap adjustment, unit Joule  
Int_Fermi=-Eg(i)/2; % Intrinsic Fermi level for no doping 
Int_f=1./(1+exp((E1-Int_Fermi)/(k*T(i))));% Fermi-Dirac distribution 
Int_F=DOS.*Int_f; 
ni(i)=trapz(E1,Int_F);% integration for ni 
T(i) % prints the temperature step 
for j = 1:1:max(size(Fermi)) 
f1=1./(1+exp((E1-Fermi(j))/(k*T(i))));% Fermi Dirac distribution for electrons for varying Fermi 
F1=DOS.*f1; 
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n(i,j)=trapz(E1,F1); % Electron concentration 
f2=1./(1+exp((Fermi(j)+(Eg(i)+E1))/(k*T(i)))); Fermi Dirac distribution for holes for varying Fermi 
F2=DOS2.*f2;  
p(i,j)=trapz(E1,F2); % Hole concentration 
difference(i,j) = n(i,j)- (p(i,j)+ND); 
end 
[C,I]=min(abs(difference(i,:))); % Finds EF for n = p + ND condition 
Ferm(i)=Fermi(I)/1.6e-19; 
ntot(i)=n(i,I); 
ptot(i)=p(i,I); 
end  
Stats(:,1)=T; 
Stats(:,2)=Ferm;       % in eV 
Stats(:,3)=Eg/1.6e-19; % in eV 
Stats(:,4)=ni;         % in m3 
Stats(:,5)=ntot;        % in m3 
Stats(:,6)=ptot;        % in m3 
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Table 6.5. MATLAB code to calculate Seebeck vs. T curve for x-Si for a given matrix of EF, EG 
vs. T and scattering factor r. Code is available at http://www.engr.uconn.edu/electron/ with the 
file name of Seebeck.m. 
function [S]=Seebeck(r,TEFEG) 
% Evaluates Seebeck for the given scattering factor r, and matrix of T, fermi level (EF), bandgap 
(EG) matrix (TEFEG).  
% EF, EG unit must be eV.  
k = 1.38e-23; % unit: m
2
*kg/s
2
/K 
T = TEFEG(:,1); % temperature is the first column of TEFEG matrix 
me = 1.08*9.11e-31; % electron mass, unit: kg 
mh = 0.69*9.11e-31; % hole mass, unit: kg 
e=1.6e-19; % electron charge, unit: Coulomb 
EF=TEFEG(:,2)*e; 
Eg=TEFEG(:,3)*e; 
TEF=TEFEG(:,1:2); 
FI_e_s1=Fermi_Integral(r+1.5,TEF); % Fermi_Integral provided below 
FI_e_s0=Fermi_Integral(r+0.5,TEF); 
ratio = FI_e_s1./FI_e_s0; 
Se=(EF/k./T-(r+2.5)/(r+1.5)*ratio)*k/e; % electron Seebeck 
EF_v=-(Eg+EF); % Ef  level with respect to valence band  
TEF_v(:,1)=TEF(:,1); 
TEF_v(:,2)=EF_v/e; 
FI_h_s1=Fermi_Integral(r+1.5,TEF_v); 
FI_h_s0=Fermi_Integral(r+0.5,TEF_v); 
Sh=-(EF_v/k./T-(r+2.5)/(r+1.5)*FI_h_s1./FI_h_s0)*k/e; % hole Seebeck 
St=(Se*sqrt(me).*FI_e_s0+Sh*sqrt(mh).*FI_h_s0)./(sqrt(me)*FI_e_s0+sqrt(mh)*FI_h_s0); 
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% total Seebeck 
Se_weight=sqrt(me)*FI_e_s0./(sqrt(me)*FI_e_s0+sqrt(mh)*FI_h_s0); % electron conductivity 
weight 
Sh_weight=sqrt(mh)*FI_h_s0./(sqrt(me)*FI_e_s0+sqrt(mh)*FI_h_s0); % hole conductivity 
weight 
S(:,1)=T; 
S(:,2)=Se; 
S(:,3)=Sh; 
S(:,4)=St; 
S(:,5)=Se_weight; 
S(:,6)=Sh_weight; 
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Table 6.6. MATLAB code to calculate Fermi Integral for Seebeck vs. T curve. This code is called 
by Seebeck.m. Code is available at http://www.engr.uconn.edu/electron/ with the file name of 
Fermi_Integral.m. 
% following code is called by the main program (Seebeck), hence needs 
to be saved as a separate .m file.  
function [Fn]=Fermi_Integral(n,TEF) 
% Evaluates Fermi integral for the given order n, and T vs. Fermi 
level matrix. EF unit must be eV.  
k = 1.38e-23; % unit: m2*kg/s2/K 
E1=(1e-3:1e-3:5)*1.6e-19; % integration range, unit: Joule  
T = TEF(:,1); 
EF = TEF(:,2)*1.6e-19;  %unit is J 
Fn=zeros(max(size(T)),1); 
for i = 1:1:max(size(T)); 
red_E = E1/(k*T(i)); 
red_EF= EF(i)/(k*T(i)); 
integ1 = red_E.^n; 
integ2=(1+exp(red_E-red_EF)); 
integ=integ1./integ2; 
Fn(i,1)=trapz(red_E,integ); %Fermi-Dirac integral result 
end 
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Table 6.7. MATLAB code to extract peak temperature and its location in T vs. x arrays as 
outputted by the simulation tool. Code is available at http://www.engr.uconn.edu/electron/ with 
the file name of PeakandDx.m. 
function [TDX] = PeakandDx(path,LofCurve,Length) 
%Reads simulation results (T vs. x) and extracts maximum T and its 
location. The txt file must not have a header. “Path” is the file 
path, “LofCurve” is the length of one of the T vs. x arrays and 
“Length” is the wire length in meters. 
a = dlmread(path); %reads the file 
L=max(size(a));  
N=L/LofCurve; %number of T vs. x arrays 
for i=1:N 
[C,I]=max(a(LofCurve*(i-1)+1:i*LofCurve,2)); %finds the peaks 
peak(i)=C; 
Dx(i)=a(I,1); %peak locations 
Perc(i)=0; 
if C>1690 % evaluates the ratio of melting region to wire length 
l=1; 
b=0; 
for k=1:LofCurve 
if a(LofCurve*(i-1)+k,2)>1690 
b(l)= a(LofCurve*(i-1)+k,1); 
l=l+1; 
end 
end 
Dx(i)= (max(b)+min(b))/2; % peak temperature location is the center of the 
melting region for T > 1690 K 
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Perc(i)=(max(b)-min(b))/Length; 
end 
end 
TDX=[peak',Dx', Perc']; 
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Table 6.8. MATLAB code to calculate the diffraction limited light intensity profile for a given 
temperature profile. Code is available at http://www.engr.uconn.edu/electron/ with the file name 
of intensity.m. 
function [I_conv] = intensity(intense,TvsX) 
% Calculates the intensity profile for a given T vs. x profile and scaled it down to have 
maximum amplitude of “intense” e.g. 200 or 250. 
wave = 0.56e-6; % green light wavelength in meters 
sigma = 1.11*wave; % resolution and standard deviation of optical system 
size_TvsX=size(TvsX); 
numT = size_TvsX(1,2)-1; 
x = TvsX(:,1); 
I_sum = TvsX*0; 
for k = 1:numT 
T = TvsX(:,k+1); 
black = T*0; 
% initialization 
for i = 1:size_TvsX(1,1) 
if T(i)>1200% below analytical expression is only valid for T > 1200 K 
black(i) = 5.05806e-4-T(i)*1.71585e-6+T(i)^2*2.18202e-9-T(i)^3*1.23425e-
2+T(i)^4*2.62376e-16; 
end 
end 
I = black; % initialize normally distributed intensity array 
for i = 1:size_TvsX(1,1) 
xcenter = x(i); % assign the center point 
for j = 1:size_TvsX(1,1) 
IG(j) = I(i)/sqrt(2*pi*sigma^2)*exp(-(x(j)-xcenter)^2/(2*sigma^2)); % evaluate Gaussian 
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profile for each point 
end 
Icumulative(:,i)=IG; 
end 
I_sum(:,k+1) = sum(Icumulative'); % sum the profiles to calculate for the total profile 
end 
max_intense = max(max(I_sum)); 
scale_constant = intense/max_intense; 
I_conv = I_sum*scale_constant; % scale the total profile to compare with experiment results 
I_conv(:,1)= x;  
save; 
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